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ABSTRACT
A new concept, the multi level voltage/current reinjection ac/dc conversion, is described
in this thesis. Novel voltage and current source converter configurations, based on
voltage and current reinjection concepts are proposed. These converter configurations
are thoroughly analyzed in their ac and dc system sides.
The fundamentals of the reinjection concept is discussed briefly, which lead to the
derivation of the ideal reinjection waveform for complete harmonic cancellation and
approximations for practical implementation.
The concept of multi level voltage reinjection VSC is demonstrated through two types of
configurations, based on standard 12-pulse parallel and series connected VSC modified
with reinjection bridges and transformers. Firing control strategies and steady state
waveform analysis are presented and verified by EMTDC simulations.
The multi level current reinjection CSC is also described using two configurations based
on standard 12-pulse parallel and series connected CSC modified with associated rein-
jection circuitry. Firing control strategies and steady state waveform analysis are pre-
sented and verified by EMTDC simulations.
Taking the advantage of zero current switching in the main bridge valves, achieved
through multi level current reinjection, an advanced multi level current reinjection
scheme, consisting thyristor main bridges and self-commutated reinjection circuitry is
proposed. This hybrid scheme effectively incorporates self-commutated capability into
a conventional thyristor converter. The ability of the main bridge valves to commutate
without the assistance of a turn-off pulse or line commutating voltage under the zero
current condition is explained and verified by EMTDC simulations.
Finally, the applications of the MLCR-CSC are discussed in terms of a back to back
HVDC link and a long distance HVDC transmission system. The power and control
structures and closed loop control strategies are presented. Dynamic simulation is
carried out on PSCAD/EMTDC to demonstrate the two systems ability to respond to
varying active and reactive power operating conditions.
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Chapter 1
INTRODUCTION
In recent years, the high power self-commutated ac/dc converters have become an
intrinsic constituent in many industry and power system applications, mainly due to
their superior features over conventional line commutated thyristor based converters,
such as the flexibility of controlling reactive power from lead to lag and the ability
of supplying active power to weak or even passive networks. The need to maintain
high efficiency, forced these converters to be connected to high voltages, typically few
hundreds of kilo volts.
Following the introduction of the gate turn off (GTO) thyristor in the 70’s, there
has been a remarkable improvement in high power self-commutated switching devices.
Many new devices based on both thyristor and transistor technologies have become
available with higher ratings and enhanced switching characteristics.
This has resulted in the GTO, being increasingly replaced by insulated gate bipolar
transistor (IGBT) and integrated gate commutated thyristor (IGCT) [1–4], in applica-
tions such as adjustable speed drives and railway interties, mainly due to its require-
ments of costly snubber circuits to suppress nonhomogeneous turn-on and turn-off
transients and bulky gate drives. Both type of devices have potential to decrease the
costs and increase the power density; the IGCT is further advantaged with proven
thyristor technology. Commercially available ratings of these devices are 3.3 kV/1.2
kA (Eupec), 4.5 kV/2 kA (Fuji), 5.2 kV/2 kA (ABB) for IGBT and 5.5 kV/2.3 kA
(ABB), 6 kV/6 kA (Mitsubishi) for IGCT. There has been significant amount of re-
search carried out into improving the voltage rating of IGCT [5,6], where world’s first
10 kV IGCT [7] is not very far from being a reality.
Moreover, the press pack modules [8, 9] of these high power switching devices, are
fabricated in such a way, that they behave as short circuits upon failure. This enables,
series connection of devices in stack, to form high voltage rating valves with redundancy
for individual device failure, securing a high availability of the system and minimizing
the need for periodic maintenance.
Many flexible ac transmission systems (FACTS) [10–16], based on self-commutated
ac/dc converters are currently in operation, which became practically possible through
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the wide spectrum of commercially available devices with higher ratings.
High power converter design has gained much attention in research during the last two
decades in response to the ever growing demand from the industry. Increased power
rating, enhanced performance, reduced harmonic content, improved dynamic response
and reduced power losses had been the key areas of interest. Many novel designs
and concepts such as multi level converter topologies and soft switching have evolved,
accomplishing most of the goals aforesaid.
1.1 MULTI LEVEL AND SOFT SWITCHING CONCEPTS FOR HIGH POWER
CONVERSION
Taking the present day self-commutated device ratings into consideration, a six pulse
bridge converter with one power switch per position can only reach a maximum power
rating of about 10 MVA. This indicates that, high power applications need either bridge
or device combinations in series and parallel to achieve the necessary power ratings.
The practical current ratings of power components such as cables and transformers
(typically 1.5 kA) have restricted the maximum power rating of low voltage ac/dc self-
commutated converters below 2 MVA. Therefore, especially for power ratings beyond 5
MVA, medium and high voltage converters are preferred, due to the fact that they can
achieve significant savings and improved thermal performance of power components. In
order to achieve these high voltages, switching devices need to be connected in series.
These series switching devices can be fired either synchronously or asynchronously.
The synchronous control of direct series connection of switching devices presents prob-
lems of static balancing, dynamic balancing and high dv/dt, which makes it unsuitable
for high power and high voltage applications. Attempts to solve these problems have
resulted in the development of the multi level concept, which enables asynchronous
firing control of the direct series connected switching devices.
Researchers have come up with various multi level voltage source converter (VSC) con-
figurations [17–22] and associated control strategies especially for high power applica-
tions. These configurations can be identified in three distinctive types: diode or neutral
point clamped (NPC) VSC [17, 18]; flying or floating capacitor clamped VSC [23, 24];
and cascaded multi-cell (cascaded H-bridge) VSC [25,26].
The first multi level converter configuration to appear was the cascaded H-bridge con-
figuration formed by cascading full-bridge cells with separate power sources. This was
followed by the diode clamped multi level converter, which was first introduced as
a three level configuration [27], better known as the neutral point clamped (NPC)
converter, and later extended to its general high level configuration [28]. The latest
addition to the multi level converter family is the capacitor clamped topology which
was introduced in early 90’s.
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All the multi level converters mentioned above, share the common characteristics of
generating better step output waveforms with very low harmonic distortion, lower
dv/dt, steady and dynamic equal voltage sharing of the series connected switching
devices and reduced switching losses owing to the lower switching frequencies.
In addition to these common features, the diode clamped VSC in particular when
functioning as a back to back interconnector, under appropriate control can share the
dc capacitor bank as the dc voltage divider for both sides. The disadvantage of this
configuration is, not being able to control real power flow between ac and dc sides on
its own. This is due to the fact that, the capacitors are charged and discharged equally
(which is necessary to maintain capacitor voltage balance) only when the power angle
is ±90o [29]. Other disadvantage is the difficulty to add redundant switches, due to the
clamping nature of the topology.
On the other hand, capacitor clamped VSC, has the advantage of redundancy in the
switching combination for generating an output level, thus providing flexible control of
the clamping capacitor current to keep its voltage at the required level. This feature
makes the capacitor clamped converter equally applicable to both active and reactive
power control without any capacitor balancing problems. Nevertheless, having the load
current passing through the clamping capacitors has somewhat limited its application
in high power due to the need of higher current rating clamping capacitors.
With the provision of three possible output levels from an H-bridge cell, cascaded H-
bridge VSC can achieve high level numbers by using fewer cells. But, the need of
isolated dc sources when it comes to real power conversion has somewhat limited the
application of cascaded H-bridge in high voltage applications.
To meet the strictest harmonic standards, these multi level converters need to be con-
structed in high level numbers. But, with all present multi level schemes, the converter
complexity increases sharply with the level number; the diode clamped topology needs
a large number of clamping diodes and the capacitor clamped topology needs high ca-
pacity clamping capacitors when the level number is large in high voltage applications.
Moreover, capacitor voltage imbalance is of major concern in diode clamped multi level
configuration with large level numbers.
These complexities in the topological structures and other associated difficulties in
operation have in practice limited the level numbers of these converters to a relative
low value. Further suppression of harmonics is achieved through PWM techniques.
Thus, further research is needed in multi level converter configurations applying to
very high voltage applications.
In recent years, the interest of soft switching concept to power electronics has been
increasing mainly due to its ability to reduce switching losses in high frequency con-
verters. There have been several low power dc/ac/dc converters reported using soft
switching techniques together with PWM techniques [30–34]. The main focus of these
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converters is to operate at increased switching frequency and reduce the switching
power losses, so as to reduce the size and weight of the converters.
However, the application of soft switching concept to ac/dc converters is not simple
as in dc/ac/dc converters due to its bidirectional power flow and wide range of load
conditions. In other words, each switch of the converter must be provided with zero
voltage switching (ZVS) or zero current switching (ZCS) conditions for different load
current (from zero to peak) and output frequencies.
In spite of these difficulties, a series of new resonant and quasi resonant soft switching
topologies [35–39] have been reported for ac/dc power conversion, both from the in-
dustry and academic research. The soft switching networks of these topologies adopt
either passive or active soft switching, which is achieved by inductors, capacitors and
self-commutated power switches as applied to hard switching converters. Zero voltage
switching (ZVS) and/or zero current switching (ZCS) conditions in these soft switch-
ing schemes are accomplished through the principle of LC resonance. In other words,
resonance is used to force the current in and/or voltage across a power switch to be
close to zero, at the beginning and during the switching process, thereby reducing the
turning on di/dt and the turning off dv/dt, the switching device is subjected to.
The main concern, when it comes to soft switching techniques for ac/dc converters is,
whether the soft switching circuitry is a part of the main power flow path or not, because
this has a great influence on the component ratings of the soft switching circuitry.
Hence, if the soft switching resonant circuit is connected in the main power transfer
path, such soft switching converters are not economically feasible for high power ac/dc
conversion.
Among the available resonant soft switching techniques, the transition resonant pole
converter is favoured for high power ac/dc conversion, over the other two types, load
resonant and resonant dc link converters, mainly due to its soft switching components
not being associated with the main power flow path.
The desired features of soft switching techniques for high power converters are:
• The extra components added to achieve soft switching conditions should be acti-
vated only when the switching transitions are taking place.
• The circulating energy in the soft switching circuitry should be as low as possible
and completely decoupled from the main power transfer to the load.
• The parasitic capacitance of the devices and the stray inductance of the soft
switching circuitry should be part of the resonant scheme.
• The changes to the voltage and current waveforms of the main switch devices,
which are caused by circulation of energy during the soft switching process, need
to be insignificant, so that the original ratings of the main switch devices are
unchanged.
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The latest development in soft switching techniques is its application to multi level
ac/dc conversion. Several voltage source multi level converter topologies accompanied
by soft switching networks have been proposed [40–46] using the transition resonant
soft switching principle. These multi level soft switching converters, despite being
able to achieve low switching power losses and low harmonic distortion, become rather
complicated even for a relatively low level number.
An alternative method for achieving soft switching, in multi level high power voltage
source converters is proposed in [47–49]. Here, the soft switching is not based on the
power device switching transition taking place under resonant condition. Instead, the
zero voltage conditions are achieved through forced clamping of the power switches.
Furthermore, the ZVS conditions proposed, are of controllable duration and also syn-
chronized with the firing control of the main switches. This ensures, the zero voltage
conditions to be established before the switching transition takes place and terminated
after the switching dynamic process finishes. Having this type of ZVS, enabled the main
bridge valves of the proposed VSC to be formed by direct series connection of power
switches and controlled synchronously without dynamic voltage sharing problems.
One of the main advantages of this scheme is that the components added to provide the
ZVS condition are not part of the main power transferring paths, which permits their
current ratings to be low. The snubber circuits can be very simple and inexpensive,
due to the fact that the energy stored in them including the parasitic capacitors is
recovered without losses.
Similar type of principle for achieving zero current switching (ZCS) in self-commutated
current source conversion is proposed in [50] and also discussed in this thesis. In this
scheme, the main switch devices are provided with the zero current conditions, by forced
blocking, realized through the switching actions of the added power switching devices
which are of low voltage ratings. In that respect, this scheme is completely different
from the present soft switching techniques. Moreover, the proposed ZCS, returns the
energy stored in the inductive components gradually back into the system, thus making
the interface between the converter and the ac power system much more simple.
1.2 HARMONIC ELIMINATION BY REINJECTION CONVERSION
The use of harmonic injection in power converters has a history of more than half a
century. But its application as a method of harmonic reduction in power converters
was first proposed by B. M. Bird et al. [51] in 1969. In this paper, a third harmonic
is used to modify the rectifier current waveform in order to reduce the ac side current
harmonic content.
The harmonic reduction by triple harmonic injection was further generalized by A.
Ametani [52] in 1972. He extended the technique to a variety of six pulse current
source type rectifier configurations. He also demonstrated the effects caused by other
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harmonic (5, 7, 9) injections; and concluded that for general purpose reinjection, the
third harmonic is the most suitable while the ninth harmonic is the most appropriate
for the reduction of harmonics higher than the ninth.
The practical application of the harmonic injection concept suffered from the following
problems.
• The need of a triple harmonic current source and its synchronization to the supply
main frequency.
• The difficulty of adjusting the amplitude and phase of the injected harmonic
current to suit each particular operating condition.
• The inability to modify more than one harmonic order at any operating condition.
• The poor efficiency due to the ineffective dissipation of harmonic power injected.
Practical implementation of the concept turned out to be difficult due to the require-
ments in frequency, amplitude and phase controllability of the harmonic source. These
difficulties has prevented the harmonic injection concept being further developed till
1980’s.
Nearly a decade of no further developments in the concept was broken in 1980 by
J. F. Baird and J. Arrillaga [53], with the development of the concept to a practically
applicable stage. In their scheme, the required harmonic current injection is approx-
imated by a step waveform which is generated with the help of an auxiliary circuit
consisting of power switches, feedback transformers and dc blocking capacitors. This
auxiliary reinjection circuit injects a voltage component on the dc side and a current
component on the ac side of the converter bridge thereby effectively causing the pulse
number to be doubled.
This new concept termed as the dc ripple reinjection, surmounts most of the diffi-
culties mentioned above. The major problem of building a fully controllable current
source supply is eliminated here. A fixed portion of the dc current is used to form
the reinjection current which permits the amplitude of the reinjection current to be
adjusted automatically to suit any operating condition. Moreover, the dc ripple con-
trolled natural commutation of the auxiliary power switches enable synchronization of
the reinjection current with the main power supply frequency and phase.
The original dc ripple reinjection concept was further generalized by J. Arrillaga and
M. Villablanca in early 90’s to achieve pulse multiplication using several reinjection
transformers or multi tapped transformer secondaries and a correspondingly increased
number of reinjection power switches. Fixed reinjection transformer turns ratios ensure
the amplitude of the multi level reinjection current matches the particular operating
condition and thus the optimum harmonic reduction is accomplished for all operating
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conditions. Several high pulse line commutated converter configurations have been
proposed [54–59], demonstrating the effectiveness of pulse multiplication technique.
K. Oguchi has taken an alternative approach [60,61] to reduce the harmonic distortion
applicable both to voltage and current source converters. His method involved some
extra switches and harmonic cancellation reactors thereby producing high step voltage
and current waveforms at the output terminals. Several configurations [62–65] for
different multi step numbers (18, 36, 60, 48/72) have been proposed.
Very recently, Y. H. Liu revisited the reinjection concept and went further to apply
it to voltage source conversion. He proposed the novel concept of dc voltage reinjec-
tion [66,67] and found that a reinjection voltage of six times the fundamental frequency
is necessary for harmonic cancellation in 12-pulse voltage source converter. In these
references, a very systematic approach is employed to find the amplitude of the rein-
jection voltage waveform for minimum Total Harmonic Distortion. He generalized this
idea by using a rigorous mathematical analysis and found the ideal reinjection wave-
form for complete harmonic elimination in ac output voltage waveform of a standard
12-pulse VSC [68]. The practical implementation of this idea has resulted in the new
concept, multi level voltage reinjection [47–49].
1.3 THESIS OBJECTIVE
The major original idea presented in this thesis is the hybrid MLCR-CSC scheme which
effectively adds self-commutating capability into the conventional thyristor converter.
For this purpose, the zero current durations proposed for the MLCR-CSC are designed
in such a way that they are sufficient enough to permit the off-going thyristor to re-
establish its voltage blocking ability. This is equally applicable for inductive as well as
capacitive operation. The idea was to impart the main bridge thyristors, the ability to
commutate without the assistance of a turn-off pulse or the line-commutating voltage.
The final outcome of this exercise is the advanced MLCR-CSC scheme, consisting
thyristor main bridges and self-commutated reinjection circuitry.
In order to exploit the advantages offered by this novel converter scheme, this thesis
further discusses its application in HVDC transmission. A novel control strategy which
works under the fundamental switching restriction of the main bridges is presented to
control these converters in two terminal HVDC schemes. The proposed control system
is based on one end of the link controlling real power and the other end controlling the
reactive power.
These HVDC schemes with the proposed control strategy have been shown to provide
fast dynamic response. Additionally, they have shown no signs of commutation failure
in the main bridge thyristors for the operating conditions that they have been tested
for.
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The proposed HVDC schemes do not permit completely independent control of the
reactive power at both ends of the link as in present PWM controlled VSC based
HVDC schemes. The independent reactive power control of these HVDC schemes is
not discussed in this thesis and will be a subject for further research.
1.4 THESIS OUTLINE
This thesis contains 7 chapters.
Chapter 1 briefly reviews the present state of the art technology of self-commutated
devices and their applications in high power and high voltage systems, along with a
discussion on multi level and soft switching concepts. This is followed by a review of
past research carried out on reinjection concept and latest contributions on multi level
voltage reinjection conversion.
Chapter 2 discusses the fundamentals of the reinjection concept, with respect to 12-
pulse current and voltage source conversion, which includes the derivation of the ideal
reinjection and two approximations, ESEDS and linear reinjection waveforms. The
synthesis of reinjection waveforms for practical implementation is also briefly discussed.
Chapter 3 presents the multi level voltage reinjection VSC, based on reinjection trans-
formers and auxiliary reinjection bridges. Two configurations derived from parallel
and series bridge arrangements are analyzed followed by verification by means of
PSCAD/EMTDC simulation.
Chapter 4 introduces the multi level current reinjection concept. The parallel and series
connected configurations based on 12-pulse bridges are presented and thoroughly ana-
lyzed. Step approximations for linear and ESEDS waveforms are adopted as reinjection
waveforms, respectively for the parallel and series configurations. Each configuration
is verified for its steady state voltage and current waveforms, using PSCAD/EMTDC
simulation.
Chapter 5 is a brief one and describes the multi level current reinjection CSC configura-
tion with thyristor based main bridges and self-commutated reinjection circuitry. The
ability of the main bridge thyristors to commutate without the assistance of the line
voltage is explained and then verified through PSCAD/EMTDC simulation studies, by
selecting a negative firing angle.
Chapter 6 discusses the application of the MLCR-CSC to HVDC transmission systems.
The operation of a back to back (BTB) link and a long distance HVDC transmission
link are described, followed by verification by PSCAD/EMTDC dynamic simulation.
Chapter 7 summarizes the general conclusions reached in this research and gives sug-
gestions for possible future work.
Chapter 2
FUNDAMENTALS OF THE REINJECTION CONCEPT
2.1 INTRODUCTION
The configurations that have been developed for the purpose of converting electrical
power from ac to dc or from dc to ac can be categorized into Voltage Source Converters
(VSC) and Current Source Converters (CSC) based on their dc side characteristics. For
VSC operation, the dc side voltage is unidirectional and maintained nearly constant,
whereas for CSC operation, the dc side current is unidirectional and maintained nearly
constant.
In these converters, a power reversal from dc to ac or from ac to dc can only be achieved
by changing the direction of dc current in case of VSC and by changing the direction
of dc voltage in case of CSC. These characteristics necessarily force the VSC to be
built with switches of bidirectional current passing and unidirectional voltage blocking
capability such as the IGBT, while the CSC requires switches of unidirectional current
passing and bidirectional voltage blocking capability such as the GTO and IGCT.
Depending on the current and the voltage requirements of the specific high power
application, parallel or series combinations of the three phase bridges are commonly
used. In these configurations, the switching action converts the constant dc voltage or
dc current into ac voltage or ac current waveforms which are heavily distorted with
lower order harmonics.
Unlike in the conventional VSC and CSC operation, the reinjection concept makes the
voltage applied across a VSC bridge or the current supplied to a CSC bridge to vary
periodically, instead being constant; yet by keeping the converter system dc voltage or
current constant. These periodically varying waveforms can shape the ac voltage or
current of the converter system into specified waveforms.
An appropriate selection of these periodically varying waveforms when applied to the
12-pulse configuration, the mostly used configuration in high power applications, is
shown to produce perfectly sinusoidal waveforms at the converter system output ter-
minals.
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The ideal reinjection waveforms required to produce pure sinusoidal waveforms in 12-
pulse converter configuration is first derived. It is then approximated by ESEDS (Error
Square and Error Derivative Square) and linear reinjection waveforms simplifying the
requirement of a special dc source.
2.2 CONDITIONS FOR COMPLETE HARMONIC ELIMINATION
In the following analysis, the conditions for complete elimination of harmonics in funda-
mental switched 12-pulse CSC and VSC are investigated. To facilitate understanding,
the switches and interface transformers of the converter systems are assumed to be
ideal throughout the analysis.
2.2.1 Harmonic elimination in 12-pulse CSC
Figure 2.1 shows a 12-pulse current source converter, supplied with time varying dc
current sources, IBY (ωt) and IB∆(ωt). The interface transformer turns ratios are
arranged as kn : 1 (primary to secondary) for the Y connection and kn :
√
3 for
the ∆ connection as for a standard 12-pulse converter.
Each switch in the two 6-pulse bridges is turned on for a duration of one third of the
fundamental period (120o) as shown in Figure 2.2. Therefore, the time domain compo-
nents of the phase ‘A’ current, IaY of the Y -connected secondary and the corresponding
winding current Ica∆ of the ∆-connected secondary of the interface transformer are
IaY (ωt) =


0 0 < ωt < pi/6
IBY (ωt) pi/6 < ωt < 5pi/5
0 5pi/6 < ωt < 7pi/6
−IBY (ωt) 7pi/6 < ωt < 11pi/6
0 11pi/6 < ωt < 2pi
(2.1)
Ica∆(ωt) =


IB∆(ωt)/3 0 < ωt < pi/3
2IB∆(ωt)/3 pi/3 < ωt < 2pi/3
IB∆(ωt)/3 2pi/3 < ωt < pi
−IB∆(ωt)/3 pi < ωt < 4pi/3
−2IB∆(ωt)/3 4pi/3 < ωt < 5pi/3
−IB∆(ωt)/3 5pi/3 < ωt < 2pi
(2.2)
The converter system phase ‘A’ current, IA(ωt) is
IA(ωt) =
1
kn
[IaY (ωt) +
√
3Ica∆(ωt)] (2.3)
Let us first assume that the converter system produces pure sinusoidal waveforms as
shown in Figure 2.3(a). The solid portions of these waveforms are directly contributed
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Figure 2.1 The 12-pulse CSC configuration
from the corresponding currents of the ∆-connected bridge. Therefore the reinjection
waveform, IB∆(ωt) must take the shape of a rectified version of the waveform given by
the solid lines. This waveform shown in Figure 2.3(b), when normalized to its average
value is
IB∆(ωt) =
pi
3(2−√3) sin(ωt) 0 < ωt <
pi
6
(2.4)
From the relationship in (2.3), IaY (ωt) is found to be as shown in Figure 2.3(d). The
reinjection waveform IBY (ωt), shown in Figure 2.3(e), for the the Y -connected bridge
is found from the current waveforms IaY (ωt), IbY (ωt), IcY (ωt).
2.2.2 Harmonic elimination in 12-pulse VSC
Figure 2.4 shows a 12-pulse voltage source converter, supplied with time varying dc
voltage sources, VY Y (ωt) and VY∆(ωt). The interface transformer turns ratios are
arranged as kn : 1 (primary to secondary) for the Y/Y connected transformer and
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Figure 2.2 Firing sequence of 12-pulse CSC
kn :
√
3 for the Y/∆ connected transformer as for a standard 12-pulse converter.
Each switch in the two 6-pulse bridges is turned on for a duration of half of the funda-
mental period (180o) as shown in Figure 2.5. Therefore, the phase ‘A’ voltages, VY a(ωt)
and V∆a(ωt) on the secondary windings (bridge side) of the Y/Y connected and Y/∆
connected interface transformers have the following time domain components
VY a(ωt) =


VY Y (ωt)/3 0 < ωt < pi/3
2VY Y (ωt)/3 pi/3 < ωt < 2pi/3
VY Y (ωt)/3 2pi/3 < ωt < pi
−VY Y (ωt)/3 pi < ωt < 4pi/3
−2VY Y (ωt)/3 4pi/3 < ωt < 5pi/3
−VY Y (ωt)/3 5pi/3 < ωt < 2pi
(2.5)
V∆a(ωt) =


0 0 < ωt < pi/6
VY∆(ωt) pi/6 < ωt < 5pi/6
0 5pi/6 < ωt < 7pi/6
−VY∆(ωt) 7pi/6 < ωt < 11pi/6
0 11pi/6 < ωt < 2pi
(2.6)
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Figure 2.3 Ideal reinjection waveforms for 12-pulse CSC
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Figure 2.4 The 12-pulse VSC configuration
The converter system phase ‘A’ voltage, VA(ωt) is
VA(ωt) = kn[VY a(ωt) +
1√
3
V∆a(ωt)] (2.7)
Following the same procedure as in the previous section, the ideal reinjection waveforms
VY Y (ωt) and VY∆(ωt) for complete harmonic elimination in the converter system out-
put voltage, are shown in Figures 2.6(a) and (b).
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2.3 REINJECTION WAVEFORMS
2.3.1 Ideal reinjection waveform
The ideal reinjection waveforms, shown in Figures 2.7(a) and (b), are quasi-triangular
and symmetrical around vertical axis but not symmetrical around their average value.
Figure 2.7(c) shows that these two waveforms combine into a dc current with ripple.
Thus for complete harmonic elimination, the two bridges must be supplied with a dc
current source of controllable ripple, which is not a practical proposition.
2.3.2 Symmetrical reinjection waveforms
Due to the practical difficulty of providing a dc source of controllable ripple as re-
quired by the asymmetry of the ideal reinjection waveform around its average value,
the following two types of waveforms are derived.
1. A waveform that minimizes the integration of the error square and the error
derivative square (ESEDS); this is the optimum approximation for the ideal rein-
jection waveform under the symmetry restriction.
2. A linearly rising and linearly falling waveform, which provides linear voltage
or current increment and decrement; this is a simpler alternative for practical
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Figure 2.6 Voltage waveforms of 12-pulse VSC with ideal reinjection
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Figure 2.7 The ideal reinjection waveforms
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implementation.
The ESEDS symmetrical reinjection waveform, IB∆s(ωt), derived by the minimization
process
min
{∫ pi/6
0
[
[IB∆(ωt)− IB∆s(ωt)]2 +
(
d[IB∆(ωt)− IB∆s(ωt)]
d(ωt)
)2]
d(ωt)
+
∫ pi/6
0
[
[IBY (ωt)− IBY s(ωt)]2 +
(
d[IBY (ωt)− IBY s(ωt)]
d(ωt)
)2]
d(ωt)
} (2.8)
under the following constrains of symmetry and equal area criterion between the two
groups of waveforms,
IB∆s(ωt) + IBY s(ωt) = 2 0 < ωt <
pi
6
∫ pi/12
0
IB∆(ωt) =
∫ pi/12
0
IB∆s(ωt)
∫ pi/6
pi/12
IB∆(ωt) =
∫ pi/6
pi/12
IB∆s(ωt)
∫ pi/12
0
IBY (ωt) =
∫ pi/12
0
IBY s(ωt)
∫ pi/6
pi/12
IBY (ωt) =
∫ pi/6
pi/12
IBY s(ωt)
is
IB∆s(ωt) = 1 +
√
2(5 + 3
√
3)pi
12
sin
(
ωt− pi
12
)
0 < ωt <
pi
6
(2.9)
Figures 2.8 and 2.9 show the current waveforms of the 12-pulse CSC of Figure 2.1,
when supplied respectively with ESEDS symmetrical and linear reinjection waveforms.
2.4 SYNTHESIS OF REINJECTION WAVEFORMS
As it is still impractical to generate the ESEDS and linear reinjection waveforms, these
are further approximated by multi level reinjection waveforms. An equal area criterion
is adopted to find the height of a particular level of the multi level waveform. Multi level
approximation of the linear reinjection waveform is purposely assigned a zero height
level to provide a zero voltage or current switching condition.
The multi level reinjection waveforms, to be applied to the two main bridges can be
formed in two different ways.
1. Division of the dc voltage or current into two portions using a periodically con-
trolled multi tap divider.
2. Forward and reverse addition of a multi level ac voltage or current waveform to
the constant dc voltage or current.
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Figure 2.8 Current waveforms of 12-pulse CSC with ESEDS reinjection
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Figure 2.9 Current waveforms of 12-pulse CSC with linear reinjection
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Converter configurations that use the first method, employ the linear reinjection method,
which permits using same rating switches and equal turn windings.
The second method requires the multi level ac voltage or current waveform amplitude
to be related to the dc voltage or current of the converter system. Therefore the dc
voltage or current is used to power the reinjection circuitry and thus generate these
waveforms. Isolation of these ac waveforms from the dc source is obtained by using
a reinjection transformer. Converter configurations that adopt this method, use the
ESEDS method, which provides better harmonic suppression without the zero voltage
or current switching conditions.
2.5 CONCLUSIONS
1. The ideal reinjection waveforms are quasi-triangular waveforms of six times the
fundamental frequency and require a dc source with controllable ripple.
2. The zero values of the ideal reinjection waveforms, coincide with the instances
where the switches in the bridges are turned on and off, which indicates the
possibility of achieving zero current switching (ZCS) or zero voltage switching
(ZVS).
3. Both the ESEDS and linear symmetrical reinjection methods can produce ac
output waveforms with very small amount of 12-pulse related harmonics (all
below 1%) and about 1% total harmonic distortion.
4. The ideal reinjection waveform and the two approximations (ESEDS and linear)
share the common characteristic of limited derivatives, which ensure the operation
at low dI/dt or dV/dt conditions.
Chapter 3
MULTI LEVEL VOLTAGE REINJECTION VSC
3.1 INTRODUCTION
Over the last two decades, there has been a great development in the area of self-
commutated voltage source conversion (VSC) for FACTS and HVDC applications.
Most of FACTS controllers in operation are based on voltage source converters.
The symmetrical multi level voltage reinjection waveforms supplied to the two main
bridges as described in Section 2.4, can be decomposed into their dc and ac components,
which will result in dc components with the same magnitude and ac components with
the same amplitude but opposite polarity. This enables these reinjection waveforms to
be formed by addition of an ac voltage, forwardly or reversely to a dc voltage.
The amplitude of the symmetrical reinjection waveform must be related to its dc com-
ponent, and its frequency and phase must be synchronized with the ac output voltage
of the main bridges. An additional self-commutated circuit, powered by the dc source is
adopted here, to generate the ac component of the reinjection voltage waveforms. For
practical implementation, this ac voltage component needs to be isolated from the dc
side when is being added to the dc source to form the reinjection voltage waveforms for
the two main bridges. An isolation transformer is incorporated to serve this purpose.
For high power applications, 12-pulse based VSC is favoured over 6-pulse based VSC.
Thus, two types of configurations based on parallel and series double bridge voltage
source converter configuration are described.
The parallel scheme (shown in Figure 3.1), uses a three limb reinjection bridge con-
nected across the dc capacitor; its output voltage, coupled through a four winding
single phase transformer, is added to the dc capacitor voltage to form the reinjection
voltage waveforms for the two main bridges. This scheme, though benefitting from
a reduction in the dc capacitance, suffers from the reinjection transformer secondary
windings being connected in the main power flow path.
The series scheme (shown in Figure 3.11), uses two single phase reinjection bridges, each
connected across one half of the dc capacitor. The three level voltage outputs from the
two reinjection bridges are appropriately phase shifted with respect to each other to
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obtain a five level ac voltage waveform. The latter is added to the dc voltage across
each half of the dc capacitor, to form the symmetrical reinjection voltage waveforms
to the two main bridges. In this scheme the reinjection circuitry is not involved in the
main power flow path.
3.2 PARALLEL CONNECTED CONFIGURATION
Figure 3.1 shows a parallel double bridge VSC with associated reinjection circuitry. The
latter involves a reinjection bridge which operates in synchronism with the main bridges
and a reinjection transformer for isolation. The interface transformer turns ratios are
arranged as kn : 1 (primary to secondary) for the Y/Y connected transformer and kn :
ia
ib
ic
VY A V∆A
Udc
Uj1 Uj2
iY dc i∆dc
ijdc
idc
ij1 ij2
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Ns1 Ns2
SY 1
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Figure 3.1 Parallel MLVR-VSC configuration
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√
3 for the Y/∆ connected transformer. To facilitate understanding of the operating
principle, the converter system is first assumed to be built by ideal components, i.e.
the switches and transformers are ideal and the dc capacitance is infinite. The use
of an infinite capacitor is not a condition of the proposed configuration, but rather
a convenient way of explaining the theoretical waveforms. A realistic value of the dc
capacitor is used in the computer verification.
The number of turns of the reinjection transformer windings are arranged as Np1 = Np2
and Ns1 = Ns2 to synthesize the symmetrical reinjection waveforms. Therefore, if
Ns1
Np1
= kj , then
Ns1
Np1 +Np2
=
kj
2
With reference to Figure 3.1, five possible levels can be achieved both in Uj1 and
Uj2. Table 3.1 shows the relationship between the five levels of voltages Uj1 and Uj2,
the reinjection switches in ON-state and the reinjection transformer primary winding
connections across the dc capacitance.
The power switches Sj11, Sj12, Sj31 and Sj32 must be of bidirectional controllable type.
This is to avoid short circuiting the primary winding which is not actively connected
across the dc capacitance. If the antiparallel switches are not the controllable type,
when one of the individual primary windings is connected across the dc capacitance,
the induced voltage in the other primary winding will short circuit through the turned
on GTO in the mid limb and one of the anti parallel diodes of the other limb thus
making a closed path for the current to flow. For example, if the GTOs in Sj11 and
Sj22 are turned on to obtain −kjUdc using the primary winding 1, the induced voltage
in the primary winding 2 will short circuit through the GTO in Sj22 and the anti
parallel diode of Sj32. Therefore to avoid this, Sj32 must be of fully controllable type.
The same explanation applies to Sj11, Sj12 and Sj31 for their anti parallel devices being
fully controllable.
Table 3.1 5-level reinjection voltage and switching combinations
Uj1 Uj2 ON-state switches Active windings
−kjUdc kjUdc Sj11 and Sj22 1
Sj21 and Sj32 2
− kjUdc2
kjUdc
2 Sj11 and Sj32 1 and 2 in series
0 0
Sj11 and Sj31 1 and 2 in series
Sj12 and Sj32 1 and 2 in series
kjUdc
2 −
kjUdc
2 Sj12 and Sj31 1 and 2 in series
kjUdc −kjUdc Sj12 and Sj21 1
Sj22 and Sj31 2
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3.2.1 Analysis of the voltage waveforms
The five level reinjection waveforms, Uj1 and Uj2 are respectively shown in Figures 3.2(a)
and 3.2(b). VY A, the phase voltage across the primary winding of the Y/Y connected
interface transformer shown in Figure 3.2(c) has the following components in its quarter
cycle.
VY A(ωt)
knUdc
=


(1− kj)/3 0o < ωt < 6o
(1− kj/2)/3 6o < ωt < 12o
1/3 12o < ωt < 18o
(1 + kj/2)/3 18
o < ωt < 24o
(1 + kj)/3 24
o < ωt < 36o
(1 + kj/2)/3 36
o < ωt < 42o
1/3 42o < ωt < 48o
(1− kj/2)/3 48o < ωt < 54o
(1− kj)/3 54o < ωt < 60o
2(1− kj)/3 60o < ωt < 66o
2(1 − kj/2)/3 66o < ωt < 72o
2/3 72o < ωt < 78o
2(1 + kj/2)/3 78
o < ωt < 84o
2(1 + kj)/3 84
o < ωt < 90o
(3.1)
Its Fourier content is given by
VY A(ωt) =
∞∑
n=1
4
3
cos2
(npi
6
)
bnknUdc sin(nωt) (3.2)
where bn =
[1− (−1)n]
npi
{
1 + kj
[
8 sin
(npi
6
)
sin
(npi
12
)
cos
(npi
30
)
cos
(npi
60
)
− 1
]}
V∆A, the phase voltage across the primary windings of the Y/∆ connected interface
transformer shown in Figure 3.2(d) has the following components in its quarter cycle.
V∆A(ωt)
knUdc
=


0 0o < ωt < 30o
(1− kj)/
√
3 30o < ωt < 36o
(1− kj/2)/
√
3 36o < ωt < 42o
1/
√
3 42o < ωt < 48o
(1 + kj/2)/
√
3 48o < ωt < 54o
(1 + kj)/
√
3 54o < ωt < 66o
(1 + kj/2)/
√
3 66o < ωt < 72o
1/
√
3 72o < ωt < 78o
(1− kj/2)/
√
3 78o < ωt < 84o
(1− kj)/
√
3 84o < ωt < 90o
(3.3)
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Figure 3.2 Parallel MLVR-VSC voltage waveforms
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Its Fourier content is given by
VY∆(ωt) =
∞∑
n=1
2√
3
cos
(npi
6
)
bnknUdc sin(nωt) (3.4)
The primary side output voltage VA(ωt) (Figure 3.2(e)), is given by the addition of
VY A(ωt) and V∆A(ωt).
VA(ωt) = VY A(ωt) + V∆A(ωt) (3.5)
Peak value of the nth harmonic and the fundamental components of output voltage VA
are respectively
VAn =
2knUC√
3
cos
(npi
6
)(
1 +
2√
3
cos
(npi
6
))
bn (3.6)
and
VA1 =
4knUC
pi
[
1 + kj
(
4 sin
( pi
12
)
cos
( pi
30
)
cos
( pi
60
)
− 1
)]
(3.7)
The RMS value of the voltage VA
VARMS =
knUC
3
√
4 + 2
√
3 + (2−
√
3)k2j (3.8)
The Total Harmonic Distortion of the phase output voltage, THDV is
THDV =
√
2V 2ARMS
V 2A1
− 1 (3.9)
and the reinjection transformer turns ratio to minimize THDV is
kj = 2(7 + 4
√
3)
[
4 sin
( pi
12
)
cos
( pi
30
)
cos
( pi
60
)
− 1
]
≈ 0.7854 (3.10)
which results in the following minimum THD,
THDVmin = 3.16% (3.11)
Figure 3.2(f) shows the spectrum of the output voltage as a percentage of the funda-
mental component.
3.2.2 Analysis of output current
If the source and the interface transformer resistances are not significant as compared
with their inductive reactance, the output current can be calculated from the converter
system model in Figure 3.3, where Ls is the sum of the source and the leakage induc-
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Figure 3.3 VSC system model
tance of the interface transformer, Vs (i.e. VsA, VsB, VsC) and Vo (i.e. VA, VB , VC) are
voltage vectors representing an ideal 3-phase source and the converter output voltage
referred to the interface transformer primary side. They are respectively expressed as
Vs(ωt) =


Vsm sin(ωt+ φ)
Vsm sin(ωt+ φ− 120o)
Vsm sin(ωt+ φ+ 120
o)

 (3.12)
and
Vo(ωt) =


∑∞
n=1 VAn sin(nωt)∑∞
n=1 VAn sin(nωt− 120o)∑∞
n=1 VAn sin(nωt+ 120
o)

 (3.13)
where φ is the phase displacement between the source voltage VsA and the fundamen-
tal component of the converter output voltage VA. For the circuit in Figure 3.3 the
following equation can be written.
Ls
dIo(ωt)
dt
= Vs(ωt)− Vo(ωt) (3.14)
and thus the output current can be calculated from the expression
Io(ωt) =
1
Xs
∫ ωt
0
[Vs(ωt)− Vo(ωt)]d(ωt) + Io(0) (3.15)
where
Io(0) =
1
2Xs
∫ pi
0
Vo(ωt)d(ωt)− Vsm
Xs


cos(φ)
cos(φ− 120o)
cos(φ+ 120o)

 (3.16)
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which is derived from steady state restriction Io(ωt) |ωt=0= −Io(ωt) |ωt=pi. The am-
plitude of the fundamental and mth harmonic component of phase ‘A’ current are
IA1 =
VA1
ωLs
k and IAm =
VAm
mωLs
, where k is given by
k =
√
1 +
V 2sm
V 2A1
− 2Vsm
VA1
cos(φ) (3.17)
From (3.15), the output current vector Io can be expressed as
Io(ωt) = Fo(ωt)− Fs(ωt) (3.18)
where Fo(ωt) =
1
Xs


fa(ωt)
fb(ωt)
fc(ωt)

, Fs(ωt) = VsmXs


cos(ωt+ φ)
cos(ωt+ φ− 120)
cos(ωt+ φ+ 120)


and
fa(ωt) =
1
2
∫ pi
0
VA(ωt)d(ωt)−
∫ ωt
0
VA(ωt)d(ωt)
The RMS value of output current IA can be given by
IARMS =
√
I2A1RMS +
1
2piXs
∫ 2pi
0
fa(ωt)2dωt−
V 2A1
2Xs
(3.19)
where∫ 2pi
0
f2a (ωt)dωt
=
4
9
( pi
30
)3 [
36.5(2 −
√
3)k2j + 150(2 +
√
3)kj + 5000 + 2875
√
3
] (3.20)
(
1
pi
∫ 2pi
0 f
2
a (ωt)dωt/V
2
A1
)
− 1 ≈ 0.6628 × 10−6 with the optimum reinjection transformer
turns ratio (kj = 0.7854), and thus the RMS value of current IA is
IARMS =
VA1√
2Xs
√
k2 + 0.6628 × 10−6 (3.21)
and the Total Harmonic Distortion of the output current is
THDI =
√
2I2Arms
I2A1
− 1 ≈ 0.8141 × 10−3/k (3.22)
The operating index k can also be expressed as
k =
1
VA1/Vsm
· IA1RMS
IArated
· Xs
(Vsm/
√
2/IArated)
(3.23)
(3.22) and (3.23) reveal that THDI is inversely proportional to the per unit output cur-
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rent fundamental and nominal input reactance, while it is proportional to the per unit
output voltage fundamental (the voltage base being the source voltage Vsm, the cur-
rent base being the rated output current fundamental IArated and the base impedance
(Vsm/
√
2)/IArated). Thus the only way to reduce harmonic current injection into the
power system is to increase the leakage reactance. Output currents and their spectrum
for different operating conditions are plotted on Figures 3.4 and 3.5 respectively.
3.2.3 Analysis of reinjection currents
The following expressions can be written for the converter side line currents of the Y/Y
and Y/∆ connected interface transformers.
IY Y (ωt) = kn[ ia(ωt) ib(ωt) ic(ωt)]
T (3.24)
IY∆(ωt) = kn[ ia(ωt+ 30
o) ib(ωt + 30
o) ic(ωt+ 30
o)]T (3.25)
For steady state operation, the dc side currents of the two 6-pulse converters are de-
termined by the interface transformer currents and switching functions fsY and fs∆ of
the Y/Y and Y/∆ connected converters respectively.
fsY (ωt) =


[0 −1 0] 0o < ωt < 60o
[1 0 0] 60o < ωt < 120o
[0 0 −1] 120o < ωt < 180o
[0 1 0] 180o < ωt < 240o
[−1 0 0] 240o < ωt < 300o
[0 0 1] 300o < ωt < 360o
(3.26)
fs∆(ωt) =


[0 −1 0] 0o < ωt < 30o
[1 0 0] 30o < ωt < 90o
[0 0 −1] 90o < ωt < 150o
[0 1 0] 150o < ωt < 210o
[−1 0 0] 210o < ωt < 240o
[0 0 1] 240o < ωt < 300o
[0 −1 0] 300o < ωt < 360o
(3.27)
Thus the dc side currents iY dc and i∆dc are given by the expressions
iY dc(ωt) = fsY (ωt) · IY Y (ωt) (3.28)
i∆dc(ωt) = fs∆(ωt) · IY∆(ωt) (3.29)
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Figure 3.4 Output current waveforms of parallel MLVR-VSC
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The reinjection currents ij1 and ij2 can be expressed as
ij1(ωt) = fsj1(ωt) · kj
2
[i∆dc(ωt)− iY dc(ωt)] (3.30)
ij2(ωt) = fsj2(ωt) · kj
2
[i∆dc(ωt)− iY dc(ωt)] (3.31)
where
[ fsj1(ωt) fsj2(ωt) ] =


[2 0] 0o < ωt < 6o
[1 1] 6o < ωt < 24o
[2 0] 24o < ωt < 36o
[1 1] 36o < ωt < 54o
[0 2] 54o < ωt < 66o
[1 1] 66o < ωt < 84o
[0 2] 84o < ωt < 96o
[1 1] 96o < ωt < 114o
[2 0] 114o < ωt < 120o
(3.32)
The reinjection bridge dc side current ijdc is
ijdc(ωt) =
1
2
fsj(ωt) · [ ij1(ωt) ij2(ωt) ] (3.33)
where
fsj(ωt) =


[2 0] 0o < ωt < 6o
[1 1] 6o < ωt < 12o
[0 0] 12o < ωt < 18o
[−1 −1] 18o < ωt < 24o
[−2 0] 24o < ωt < 36o
[−1 −1] 36o < ωt < 42o
[0 0] 42o < ωt < 48o
[1 1] 48o < ωt < 54o
[0 2] 54o < ωt < 66o
[1 1] 66o < ωt < 72o
[0 0] 72o < ωt < 78o
[−1 −1] 78o < ωt < 84o
[0 −2] 84o < ωt < 96o
[−1 −1] 96o < ωt < 102o
[0 0] 102o < ωt < 108o
[1 1] 108o < ωt < 114o
[2 0] 114o < ωt < 120o
(3.34)
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If the converter system operates with no dc power output or absorption, the current
through the dc capacitor becomes
idc(ωt) = iY dc(ωt) + i∆dc(ωt) + ijdc(ωt) (3.35)
Based on the above analysis the reinjection system currents are plotted on Figure 3.6
for the specific condition, 1 pu output current, 1.1 pu output voltage, 10% leakage
reactance and zero displacement between source and output voltages.
3.2.4 Component ratings
The converter system nominal apparent power can be expressed as
S = 3VSRISR (3.36)
where VSR and ISR are the rated fundamental RMS phase voltage and line current at
the interface transformer primary side. The component ratings are derived based on
the condition that the converter system is directly connected to an ideal three phase
voltage source VSR under balanced operation, the converter system is in steady state
and the fundamental component of the output current IA is the converter system rated
current ISR.
The winding ratios are arranged as Np : Ns = kn : 1 and Np :
√
3Ns = kn :
√
3 for Y/Y
and Y/∆ connected interface transformers respectively. The nominal leakage reactance
ks (in per-unit) is defined as ks =
(
Xs
VSR/ISR
)
where Xs (in ohms) is the total leakage
reactance of the two interface transformers when seen from the power system side.
Transformer ratings
The ratings for the primary side of the two interface transformers are listed in Table 3.2,
where B = 0.6628 × 10−6(1 + 1/ks)2.
The currents through the secondary windings of the reinjection transformer, iY dc and
i∆dc can be described as
iY dc(ωt) =
{ √
2knISR cos(ωt− pi/6 + θ) 0 < ωt < pi/3√
2knISR sin(ωt+ θ) pi/3 < ωt < 2pi/3
(3.37)
i∆dc(ωt) =


√
2knISR cos(ωt + θ) 0 < ωt < pi/6√
2knISR sin(ωt+ pi/6 + θ) pi/6 < ωt < pi/2√
2knISR sin(ωt− pi/6 + θ) pi/2 < ωt < 2pi/3
(3.38)
where θ (−pi < θ < pi) is the phase displacement between the converter output current
and voltage.
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Figure 3.6 Current waveforms of the parallel MLVR-VSC
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Table 3.2 Interface transformer ratings
Y/Y connection
transformer
Y/∆ connection
transformer
Phase
voltage
peak value
UpeakY
= 1.2934(1 + ks)VSR
Upeak∆
= 1.1201(1 + ks)VSR
RMS value
URMSY
= 0.5859(1 + ks)VSR
URMS∆
= 0.5859(1 + ks)VSR
fundamental
UfRMSY
= 0.5(1 + ks)VSR
UfRMS∆
= 0.5(1 + ks)VSR
Phase
current
RMS value
IAY RMS
= ISR
√
1 +B
IA∆RMS
= ISR
√
1 +B
fundamental IfY = ISR If∆ = ISR
These two currents are electrically the same, but phase shifted by 300. Therefore it is
enough to consider only one of them for the RMS current calculations.
The RMS current through secondary windings of the reinjection transformer is
iY dcRMS = knISR
√
1 +
3
√
3
2pi
cos 2θ (3.39)
Using (3.30), (3.37) and (3.38), the RMS current through the primary windings of the
reinjection transformer is
ij1RMS =
√
2kjknISR sin
( pi
12
)√ 7
10
− 3
pi
[
1− sin
( pi
10
)]
cos 2θ (3.40)
The current ratings of the reinjection transformer derived from the above expressions
are listed in Table 3.3.
Table 3.3 Reinjection transformer ratings
Primary windings Secondary windings
Fundamental
frequency
Freinj = 6Fsource Freinj = 6Fsource
Phase voltage
peak value
Ujppeak
= 1.0867k−1n (1 + ks)VSR
Ujspeak
= 0.8535k−1n (1 + ks)VSR
Phase voltage
RMS value
UjpRMS
= 0.7684k−1n (1 + ks)VSR
UjsRMS
= 0.6035k−1n (1 + ks)VSR
Phase current
RMS value
IjpRMS = 0.3352knISR IjsRMS = 1.3517knISR
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Switching devices
The maximum voltage across GTO and diode arm pairs in main bridges is
UGDm = 1.9401k
−1
n (1 + ks)VSR (3.41)
The current through a GTO and diode arm pair of the main bridges can be divided
into two possible operating states; current leading the voltage and current lagging the
voltage.
For the first operating state, if the converter system phase ‘A’ current is expressed as
IA(ωt) =
√
2knISR sinωt (3.42)
and the GTO GSY 1 is fired in the period between ωt = θ and ωt = pi + θ (0 < θ < pi),
then the current through GSY 1 can be expressed as
iGSY 1(ωt) =


0 0 < ωt < pi√
2knISR sin(ωt− pi) pi < ωt < pi + θ
0 pi + θ < ωt < 2pi
(3.43)
and the current through the diode DSY 1 as
iDSY 1(ωt) =


0 0 < ωt < θ√
2knISR sin(ωt) θ < ωt < pi
0 pi < ωt < 2pi
(3.44)
The RMS currents calculated from these expressions are
IGSY 1RMS = knISR
√
1
2pi
(θ − 0.5 sin 2θ) (3.45)
IDSY 1RMS = knISR
√
1
2
− 1
2pi
(θ − 0.5 sin 2θ) (3.46)
For the second operating state, if the GTO GSY 1 is fired in the period between ωt = θ
and ωt = pi + θ (−pi < θ < 0), then the current through GSY 1 can be expressed as
iGSY 1(ωt) =
{
−√2knISR sin(ωt) θ < ωt < 0
0 0 < ωt < 2pi + θ
(3.47)
and the current through the diode DSY 1 as
iDSY 1(ωt) =


0 θ < ωt < 0√
2knISR sin(ωt) 0 < ωt < pi + θ
0 pi + θ < ωt < 2pi + θ
(3.48)
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The RMS currents calculated from these expressions are
IGSY 1RMS = knISR
√
− 1
2pi
(θ − 0.5 sin 2θ) (3.49)
IDSY 1RMS = knISR
√
1
2
+
1
2pi
(θ − 0.5 sin 2θ) (3.50)
By the combination of the expressions of the two states, the GTO and diode RMS
currents for the full range operation (−pi < θ < pi) are
IGRMS = knISR
√
1
2pi
|θ − 0.5 sin 2θ| (3.51)
IDRMS = knISR
√
1
2
− 1
2pi
|θ − 0.5 sin 2θ| (3.52)
The maximum voltage across GTO and diode arm pairs in the reinjection bridges is
the same as the voltage across the dc capacitor.
UjGDm = 1.0867k
−1
n (1 + ks)VSR (3.53)
The RMS values of the currents through reinjection bridge GTOs and diodes are greatly
dependent on the operating condition. With reference to Figure 3.1, the variation of
the RMS currents through GTOs and diodes of the reinjection bridge with the power
angle, θ (−pi < θ < pi) are plotted on Figures 3.7 and 3.8.
From these graphs, it can be deduced that the RMS current rating for GTO and diode
pairs of the reinjection bridge, except for the ones in the mid limb, is
IjGDRMS = 0.1810knISR (3.54)
and for the ones in the mid limb is
IjGDRMS = 0.1819knISR (3.55)
DC side capacitance
The rated average dc voltage across the dc capacitor is
UCR = 1.0867k
−1
n (1 + ks)VSR (3.56)
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Figure 3.7 Variation of reinjection bridge GTO and diode RMS currents with power angle
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Figure 3.8 Variation of reinjection bridge GTO and diode RMS currents with power angle
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From (3.35), the full cycle stable current of the dc capacitor is given by
idc(ωt)√
2knISR
=


(1− kj) sin(ωt− pi6 ) + (1 + kj) sin(ωt) 0 < ωt < pi30
(1− kj2 ) sin(ωt− pi6 ) + (1 +
kj
2 ) sin(ωt)
pi
30 < ωt <
2pi
30
sin(ωt− pi6 ) + sin(ωt) 2pi30 < ωt < 3pi30
(1 +
kj
2 ) sin(ωt− pi6 ) + (1−
kj
2 ) sin(ωt)
3pi
30 < ωt <
4pi
30
(1 + kj) sin(ωt− pi6 ) + (1− kj) sin(ωt) 4pi30 < ωt < pi6
(3.57)
The steady state ripple voltage of the capacitor can be obtained from
vdcr(ωt)√
2knISR
ωC
=
1
ωC
∫ ωt
0
idc(ωt) + vdcr(0) (3.58)
and is given by
vdcr(ωt)
2
√
2knISR
ωC
=


(1− kj)
[
cos(
pi
6
)− cos(ωt − pi
6
)
]
+ (1 + kj)[1− cos(ωt)] + vdcr(0)
0 < ωt < pi30
(1− kj
2
)
[
cos(
4pi
30
)− cos(ωt− pi
6
)
]
+ (1 +
kj
2
)
[
cos(
pi
30
)− cos(ωt)
]
+ vdcr(
pi
30
)
pi
30 < ωt <
2pi
30
[
cos(
3pi
30
)− cos(ωt− pi
6
)
]
+
[
cos(
2pi
30
)− cos(ωt)
]
+ vdcr(
2pi
30
)
2pi
30 < ωt <
3pi
30
(1 +
kj
2
)
[
cos(
2pi
30
)− cos(ωt− pi
6
)
]
+ (1− kj
2
)
[
cos(
3pi
30
)− cos(ωt)
]
+ vdcr(
3pi
30
)
3pi
30 < ωt <
4pi
30
(1 + kj)
[
cos(
pi
30
)− cos(ωt − pi
6
)
]
+ (1− kj)[cos(4pi
30
)− cos(ωt)] + vdcr(4pi
30
)
4pi
30 < ωt <
pi
6
(3.59)
The peak to peak ripple voltage of the dc side capacitance can be calculated from the
above and is
Vppr =
2
√
2knISR
ωC
cos
( pi
12
) [
1− cos
( pi
60
)]
(3.60)
where C is the capacitance and ω is the system frequency.
For a standard parallel 12-pulse VSC without the reinjection circuitry, the ripple voltage
is given by
Vppr12 =
2
√
2knISR
ωC
cos
( pi
12
) [
1− cos
( pi
12
)]
(3.61)
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Figure 3.9 Simulated voltage waveforms of parallel MLVR-VSC
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The ratio between these ripple voltages Vppr12/Vppr ≈ 24.86, means that the reinjec-
tion system can use a greatly reduced capacitance for the same peak to peak ripple
amplitude.
3.2.5 PSCAD/EMTDC verification
The verification of the theoretical waveforms is made with the help of the PSCAD/EMTDC
package. For this purpose a test system consisting of a 100 MVA/100 kV converter
connected to a balanced three phase voltage source with a small series impedance of
(0.1 + 0.1j) Ω is used. The individual leakage reactances of the interface transformers
are set based on their own ratings, so that the total nominal leakage reactance of the
source side becomes 0.1 pu (i.e. 0.1×3×(100/√3 kV)/(100 MVA)/(100/√3 kV)=10 Ω).
The reinjection transformer turns ratio is set to its optimum value (kj = 0.7854) to
obtain minimum harmonic distortion. Finally the converter is controlled to supply 100
MVAr of leading reactive power.
The simulated voltage waveforms are shown in Figure 3.9. The Total Harmonic Distor-
tion of the output voltage computed from the simulated results data is THDV = 3.20%
which is close to its theoretical value THDV = 3.16%. The simulated output current
waveform and its spectrum are shown in Figure 3.10. The Total Harmonic Distortion
of the output current computed from the simulated results data is THDI = 0.99%
which is also close to its theoretical value THDI = 0.89%.
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Figure 3.10 Simulated output current waveform of parallel MLVR-VSC
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3.3 SERIES CONNECTED CONFIGURATION
Figure 3.11 shows a series double bridge VSC with associated reinjection circuitry. The
latter involves two reinjection bridges which operate in synchronism with the main
bridges and two reinjection transformers for isolation. The interface transformer turns
ratios are arranged as kn : 1 (primary to secondary) for the Y/Y connected transformer
and kn :
√
3 for the Y/∆ connected transformer. To facilitate understanding of the op-
erating principle, the converter system is first assumed to be built by ideal components,
i.e. the switches and transformers are ideal and the dc capacitance is infinite. The use
of an infinite capacitor is not a condition of the proposed configuration, but rather a
convenient way of explaining the theoretical waveforms. A realistic value of the dc ca-
pacitor is used for computer verification. The turns ratios of the interface transformers
ensure that the dc voltages across the capacitors connected to the ∆ (UC∆) and Y
(UCY ) main bridges are the same, i.e.
UC∆ = UCY = UC (3.62)
SY 1
SY 2
SY 3
SY 4
SY 5
SY 6
S∆1
S∆2
S∆3
S∆4
S∆5
S∆6
SjY 1 SjY 2
SjY 3 SjY 4
Sj∆1 Sj∆2
Sj∆3 Sj∆4
iA iB iC
VY A
V∆A
i∆dc
iY dc
ijY
ij∆
ijdcY
ijdc∆
iCY
iC∆
Uj1
Uj2
UC∆
UCY
Figure 3.11 Series MLVR-VSC configuration
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With reference to Figure 3.11, the voltages across the main Y-connected and ∆-
connected bridges are determined by the reinjection voltages (Uj1 and Uj2) and the
dc capacitor voltage UC , i.e.
Uj = Uj1 + Uj2 (3.63)
VY Y = UCY + Uj = UC + Uj (3.64)
VY∆ = UC∆ − Uj = UC − Uj (3.65)
Therefore adjustment of Uj can shape the ac output waveforms of both bridges simulta-
neously. The reinjection voltage Uj is determined by voltages Uj1 and Uj2, the output
voltages from the reinjection bridges, and thus by turns ratio of reinjection transform-
ers and the switching pattern of the reinjection bridges. Three possible levels can be
achieved both in Uj1 and Uj2. Tables 3.4 and 3.5 show the relationship between the
three levels of voltages Uj1 and Uj2 and the reinjection switches in ON-state. Many
combinations of Uj1 and Uj2 were considered for the five level symmetrical reinjection
waveform Uj and the proposed scheme was selected to enable the converter to operate
in all four quadrants without capacitor balancing problems. kj is the turns ratio of the
reinjection transformer.
3.3.1 Analysis of the voltage waveforms
The three level output voltages Uj1 and Uj2 are shown in Figures 3.12(a) and 3.12(b).
The addition of these voltages, Uj is shown in Figure 3.12(c). VY A, the phase voltage
across the primary windings of the Y/Y connected interface transformer shown in
Table 3.4 3-level reinjection voltage and switching combinations
Uj1 ON-state switches
kjUC SjY 1 and SjY 4
0
SjY 1 and SjY 2
SjY 3 and SjY 4
−kjUC SjY 2 and SjY 3
Table 3.5 3-level reinjection voltage and switching combinations
Uj2 ON-state switches
kjUC Sj∆1 and Sj∆4
0
Sj∆1 and Sj∆2
Sj∆3 and Sj∆4
−kjUC Sj∆2 and Sj∆3
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Figure 3.12(d) has the following components in its quarter cycle. kn is the turns ratio
of the Y/Y connected interface transformer.
VY A(ωt)
knUC
=


(1− 2kj)/3 0o < ωt < 6o
(1− kj)/3 6o < ωt < 12o
1/3 12o < ωt < 18o
(1 + kj)/3 18
o < ωt < 24o
(1 + 2kj)/3 24
o < ωt < 36o
(1 + kj)/3 36
o < ωt < 42o
1/3 42o < ωt < 48o
(1− kj)/3 48o < ωt < 54o
(1− 2kj)/3 54o < ωt < 60o
2(1 − 2kj)/3 60o < ωt < 66o
2(1− kj)/3 66o < ωt < 72o
2/3 72o < ωt < 78o
2(1 + kj)/3 78
o < ωt < 84o
2(1 + 2kj)/3 84
o < ωt < 90o
(3.66)
Its Fourier content is given by
VY A(ωt) =
∞∑
n=1
4
3
cos2
(npi
6
)
bnknUC sin(nωt) (3.67)
where
bn =
[1− (−1)n]
npi
{
1 + 2kj
[
8 sin
(npi
6
)
sin
(npi
12
)
cos
(npi
30
)
cos
(npi
60
)
− 1
]}
(3.68)
V∆A, the phase voltage across the primary windings of the Y/∆ connected interface
transformer shown in Figure 3.12(e) has the following components in its quarter cycle.
V∆A(ωt)
knUC
=


0 0o < ωt < 30o
(1− 2kj)/
√
3 30o < ωt < 36o
(1− kj)/
√
3 36o < ωt < 42o
1/
√
3 42o < ωt < 48o
(1 + kj)/
√
3 48o < ωt < 54o
(1 + 2kj)/
√
3 54o < ωt < 66o
(1 + kj)/
√
3 66o < ωt < 72o
1/
√
3 72o < ωt < 78o
(1− kj)/
√
3 78o < ωt < 84o
(1− 2kj)/
√
3 84o < ωt < 90o
(3.69)
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Figure 3.12 Series MLVR-VSC voltage waveforms
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Its Fourier content is given by
VY∆(ωt) =
∞∑
n=1
2√
3
cos
(npi
6
)
bnknUC sin(nωt) (3.70)
The primary side output voltage VA(ωt), (Figure 3.12(f)) is given by the addition of
VY A(ωt) and V∆A(ωt).
VA(ωt) = VY A(ωt) + V∆A(ωt) (3.71)
The peak values of the nth harmonic and the fundamental component of the output
voltage VA are respectively
VAn =
2knUC√
3
cos
(npi
6
)(
1 +
2√
3
cos
(npi
6
))
bn (3.72)
and
VA1 =
4knUC
pi
[
1 + 2kj
(
4 sin
( pi
12
)
cos
( pi
30
)
cos
( pi
60
)
− 1
)]
(3.73)
The RMS value of the voltage VA is
VARMS =
knUC
3
√
4 + 2
√
3 + 4(2−
√
3)k2j (3.74)
The Total Harmonic Distortion of the phase output voltage, THDV is
THDV =
√
2V 2ARMS
V 2A1
− 1 (3.75)
and the reinjection transformer turns ratio to minimize THDV is
kj = (7 + 4
√
3)
[
4 sin
( pi
12
)
cos
( pi
30
)
cos
( pi
60
)
− 1
]
≈ 0.3927 (3.76)
which results in the following minimum THD:
THDV min = 3.16% (3.77)
Figure 3.12(g) shows the spectrum of the output voltage as a percentage of the funda-
mental component.
3.3.2 Analysis of output current waveforms
The analysis of the output current waveforms is similar to that performed in Sec-
tion 3.2.2 for the parallel configuration, and therefore is not repeated here. This is due
to the fact that, the output voltage waveforms of the series configuration resembles
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that of the parallel configuration described in Section 3.2.1.
3.3.3 Analysis of reinjection currents
The two interface transformer winding ratios are arranged as Np : Ns = kn : 1 and
Np :
√
3Ns = kn :
√
3 for the Y/Y and Y/∆ connected transformers of the 12-pulse
converter respectively. Following expressions can be written for the converter side line
currents of the Y/Y and Y/∆ connected interface transformers.
IY Y (ωt) = kn[ ia(ωt) ib(ωt) ic(ωt)]
T (3.78)
IY∆(ωt) = kn[ ia(ωt+ 30
o) ib(ωt+ 30
o) ic(ωt+ 30
o)]T (3.79)
For steady state operation, the dc side currents of the two 6-pulse converter bridges
are determined by the interface transformer currents and the switching functions fsY
and fs∆ of the Y/Y and Y/∆ connected converters respectively.
fsY (ωt) =


[0 −1 0] 0o < ωt < 60o
[1 0 0] 60o < ωt < 120o
[0 0 −1] 120o < ωt < 180o
[0 1 0] 180o < ωt < 240o
[−1 0 0] 240o < ωt < 300o
[0 0 1] 300o < ωt < 360o
(3.80)
fs∆(ωt) =


[0 −1 0] 0o < ωt < 30o
[1 0 0] 30o < ωt < 90o
[0 0 −1] 90o < ωt < 150o
[0 1 0] 150o < ωt < 210o
[−1 0 0] 210o < ωt < 240o
[0 0 1] 240o < ωt < 300o
[0 −1 0] 300o < ωt < 360o
(3.81)
Thus the dc side currents iY dc and i∆dc are given by the expressions
iY dc(ωt) = fsY (ωt) · IY Y (ωt) (3.82)
i∆dc(ωt) = fs∆(ωt) · IY∆(ωt) (3.83)
The reinjection transformer primary currents ij∆ and ijY of the reinjection bridges
connected to the ∆ and Y -connected main bridges are
ijY (ωt) = ij∆(ωt) = kj [iY dc(ωt)− i∆dc(ωt)] (3.84)
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The reinjection bridge dc side currents ijdcY and ijdc∆ of the reinjection bridges con-
nected to the Y and ∆-connected main bridges are given by the following expressions.
ijdcY (ωt) = fsjY (ωt) · ijY (ωt) (3.85)
ijdc∆(ωt) = fsj∆(ωt) · ij∆(ωt) (3.86)
where fsjY and fsj∆ are the switching functions of the reinjection bridges connected
to the Y and ∆-connected main bridges, which operate six times the fundamental
frequency.
fsjY (ωt) =


−1 0o < ωt < 12o
0 12o < ωt < 18o
1 18o < ωt < 36o
0 36o < ωt < 54o
−1 54o < ωt < 60o
(3.87)
fsj∆(ωt) =


−1 0o < ωt < 6o
0 6o < ωt < 24o
1 24o < ωt < 42o
0 42o < ωt < 48o
−1 48o < ωt < 60o
(3.88)
If the converter system operates with no dc power output or absorption, the currents
through dc capacitors icY and ic∆ are
icY (ωt) = iY dc(ωt) + ijdcY (ωt) (3.89)
ic∆(ωt) = i∆dc(ωt) + ijdc∆(ωt) (3.90)
Based on the above analysis the calculated reinjection system currents are plotted on
Figure 3.13 for the following specific conditions: 1 pu output current, 1.1 pu out-
put voltage, 10% leakage reactance and zero displacement between source and output
voltages. The current waveforms of the reinjection system is greatly dependent on
θ, the displacement between output current and voltage. Since the output voltage
is fixed by the switching pattern, the reinjection system currents are greatly depen-
dent on the power factor of the converter system. The reinjection current ij through
the primary windings of the reinjection transformers are plotted on Figure 3.14 for
θ = 0o, 15o, 30o, 45o and the dc side currents of the two reinjection bridges ijdcY
and ijdc∆ are plotted on Figure 3.15 for θ = 30
o, 60o. The firing strategy adopted
for the reinjection bridges ensure that for any operating condition (i.e. for any given
θ), waveforms ijdcY and ijdc∆ have the same shape but are phase shifted by 30
o, thus
making the dc components of ijdcY and ijdc∆ the same. Since the dc values associated
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Figure 3.13 Current waveforms of the series MLVR-VSC
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Figure 3.14 Reinjection current ij for different θ
with iY dc and i∆dc are the same for any operating condition, this converter can operate
in all four quadrants without capacitor balancing problems.
3.3.4 Component ratings
The converter apparent power is expressed as
S = 3VSRISR (3.91)
where VSR and ISR are the rated fundamental RMS phase voltage and line current at
the interface transformer primary side. The component ratings are derived based on
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Figure 3.15 DC side current waveforms of the series MLVR-VSC
the condition that the converter is directly connected to an ideal three phase voltage
source VSR under balanced operation.
The winding ratios are arranged as Np : Ns = kn : 1 and Np :
√
3Ns = kn :
√
3 for the
Y/Y and Y/∆ connected interface transformers respectively. The nominal leakage
reactance ks (in per-units) is defined as ks =
(
Xs
VSR/ISR
)
where Xs is the total leakage
reactance (in ohms) of the two interface transformers when seen from the power system
side.
Transformer ratings
The ratings of the interface transformers are the same as those listed in Table 3.2.
3.3 SERIES CONNECTED CONFIGURATION 55
The dc output currents of the two main bridges, iY dc and i∆dc can be described as
iY dc(ωt) =
{ √
2knISR cos(ωt− pi/6 + θ) 0 < ωt < pi/3 (3.92)
i∆dc(ωt) =
{ √
2knISR cos(ωt+ θ) 0 < ωt < pi/6√
2knISR sin(ωt+ pi/6 + θ) pi/6 < ωt < pi/3
(3.93)
where θ (−pi < θ < pi) is the phase displacement between the converter output current
and voltage.
The reinjection current, ijs(ωt) flowing in the secondary windings of the reinjection
transformers is
ijs(ωt) = iY dc(ωt)− i∆dc(ωt) (3.94)
or
ijs(ωt) =
{
2
√
2knISR sin
(
pi
12
)
sin
(
ωt+ θ − pi12
)
0 < ωt < pi/6
−2√2knISR sin
(
pi
12
)
sin
(
ωt++θ − pi4
)
pi/6 < ωt < pi/3
(3.95)
The RMS value of this current is
IjsRMS = 2knISR sin
( pi
12
)√
1− 3
pi
cos 2θ (3.96)
Therefore the RMS current through the primary windings of the reinjection transform-
ers is
IjpRMS = 2kjknISR sin
( pi
12
)√
1− 3
pi
cos 2θ (3.97)
The current ratings for the reinjection transformer derived from (3.96) and (3.97)are
listed in Table 3.6.
Table 3.6 Reinjection transformer ratings
Primary windings Secondary windings
Fundamental
frequency
Freinj = 6Fsource Freinj = 6Fsource
Phase voltage
peak value
Ujppeak
= 1.0867k−1n (1 + ks)VSR
Ujspeak
= 0.4267k−1n (1 + ks)VSR
Phase voltage
RMS value
UjpRMS
= 0.8417k−1n (1 + ks)VSR
UjsRMS
= 0.3305k−1n (1 + ks)VSR
Phase current
RMS value
IjpRMS = 0.2842knISR IjRMSs = 0.7238knISR
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Switching devices
The maximum voltage across GTO and diode arm pairs in the main bridges is
UGDm = 1.9401k
−1
n (1 + ks)VSR (3.98)
The RMS current ratings for the GTOs and diodes of the main bridges can be calculated
following the same procedure as for the parallel configuration, and are
IGRMS = knISR
√
1
2pi
|θ − 0.5 sin 2θ| (3.99)
IDRMS = knISR
√
1
2
− 1
2pi
|θ − 0.5 sin 2θ| (3.100)
The maximum voltage across GTO and diode arm pairs in the reinjection bridges is
the same as the voltage across one half of the dc capacitor,
UjGDm = 1.0867k
−1
n (1 + ks)VSR (3.101)
The RMS values of the currents through the reinjection bridges GTOs and diodes
are greatly dependent on the operating condition. With reference to Figure 3.11, the
variation of the RMS currents through GTOs and diodes of the reinjection bridges with
the power angle, θ (−pi < θ < pi) is plotted on Figures 3.16 to 3.19.
From these graphs, it can be deduced that the RMS current rating of the GTO and
diode arm pairs Sj∆1, Sj∆2, SjY 3 and SjY 4 is
IjGDRMS = 0.1805knISR (3.102)
and that of the GTO and diode arm pairs SjY 1, SjY 2, Sj∆3 and Sj∆4
IjGDRMS = 0.1568knISR (3.103)
DC side capacitance
The rated average dc voltage across one half of the the dc capacitor is
UCR = 1.0867k
−1
n (1 + ks)VSR (3.104)
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Figure 3.16 RMS current through GTOs of reinjection bridge connected to Y -connected main bridge
58 CHAPTER 3 MULTI LEVEL VOLTAGE REINJECTION VSC
−180 −120 −60 0 60 120 180
0
0.05
0.1
0.15
0.2
iD
jY1
/k
n
I S
R
   
o
   
o
  
o
 
o
  
o
   
o
   
o
RMS Current through Diodes of Reinjection Bridge connected to Y Bridge
−180 −120 −60 0 60 120 180
0
0.05
0.1
0.15
0.2
iD
jY2
/k
n
I S
R
   
o
   
o
  
o
 
o
  
o
   
o
   
o
−180 −120 −60 0 60 120 180
0
0.05
0.1
0.15
0.2
iD
jY3
/k
n
I S
R
   
o
   
o
  
o
 
o
  
o
   
o
   
o
−180 −120 −60 0 60 120 180
0
0.05
0.1
0.15
0.2
iD
jY4
/k
n
I S
R
   
o
   
o
  
o
 
o
  
o
   
o
   
o
Figure 3.17 RMS current through diodes of reinjection bridge connected to Y -connected main bridge
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Figure 3.18 RMS current through GTOs of reinjection bridge connected to ∆-connected main bridge
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Figure 3.19 RMS current through diodes of reinjection bridge connected to ∆-connected main bridge
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From (3.89), the full cycle stable current of the dc capacitor is given by
icY (ωt)√
2knISR
=


(1− kj) sin(ωt− pi6 ) + kj sin(ωt) 0 < ωt < pi15
sin(ωt− pi6 ) pi15 < ωt < pi10
(1 + kj) sin(ωt− pi6 )− kj sin(ωt) pi10 < ωt < pi6
(1− kj) sin(ωt− pi6 ) + kj sin(ωt− pi3 ) pi6 < ωt < pi5
sin(ωt− pi6 ) pi5 < ωt < 3pi10
(1 + kj) sin(ωt− pi6 )− kj sin(ωt− pi3 ) 3pi10 < ωt < pi3
(3.105)
The steady state ripple voltage of the capacitor can be obtained from
vdcr(ωt)√
2knISR
ωC
=
1
ωC
∫ ωt
0
idc(ωt) + vdcr(0) (3.106)
The peak to peak ripple voltage of the dc side capacitance can be calculated from the
above and is
Vppr =
√
2knISR
ωC
[
1− cos
(pi
6
)]
(3.107)
where C is the capacitance and ω is the system frequency.
3.3.5 PSCAD/EMTDC verification
The verification of the theoretical waveforms is made with the help of the PSCAD/EMTDC
package. For this purpose a test system consisting of a 100 MVA/100 kV converter
connected to a balanced three phase voltage source with a small series impedance of
(0.1 + 0.1j) Ω is used. The individual leakage reactances of the interface transformers
are set based on their own ratings so that the total nominal leakage reactance of the
source side becomes 0.1 pu (i.e. 0.1×3×(100/√3 kV)/(100 MVA)/(100/√3 kV)=10 Ω).
The reinjection transformers turns ratio is set to its optimum value (kj = 0.0.3927) to
obtain minimum harmonic distortion. Finally the converter is controlled to supply 100
MVAr of leading reactive power.
The simulated results for output voltage, output current and their spectra are shown
in Figure 3.20. The total harmonic distortion of the output voltage, computed from
the simulated results data, is THDV = 3.16% which is practically the same as its
theoretical value; the total harmonic distortion of the output current computed from
the simulated results data, is THDI = 0.91% which is very close to its theoretical value
THDI = 0.89%.
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Figure 3.20 Simulated waveforms and spectra of MLVR-VSC
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3.4 CONCLUSIONS
The MLVR-VSC has been described using two different configurations, based on stan-
dard parallel and series 12-pulse VSCs.
These schemes have shown that, the use of a five level reinjection voltage waveform
applied across each of the main bridges, can produce multi level output voltage wave-
forms with 3.16% THD at the converter ac terminals. Moreover, by an appropriate
value of the interface transformer leakage reactance, the harmonic current injection
into the power system can meet present standards without the assistance of filters or
PWM.
With dc voltage reinjection, these schemes decrease the voltage across the main bridge
valves which are being turned on/off, an effect which greatly reduces the dynamic
voltage stress on the switching devices. This effect also reduces the switching losses in
the main bridge valves greatly.
The capacitor balancing problems of other multi level schemes is not present here, as
the dc capacitor is not subdivided into clamping sections, and there is no drawing of
currents from the internal nodes of the capacitor. This permits the free control of active
and reactive power transfer between ac and dc sides of the converter.
In the parallel configuration, the size of the dc capacitor is reduced by a factor of
25 when compared to a 12-pulse converter. This will greatly improve the dynamic
response of the converter system to changes in the operating condition. However,
the parallel reinjection scheme requires a reinjection transformer with higher current
rating secondary windings. Moreover, the reinjection bridge of the parallel scheme
needs bidirectional fully controllable power devices to avoid possible short circuit of
the reinjection transformer primary side windings.
On the other hand, the series configuration needs the same size of dc capacitor as
the 6-pulse converter, but requires lower rated reinjection transformers. Since the two
reinjection bridges are connected across one half of the dc side capacitance, their voltage
ratings are the same as those of the parallel configuration for the same converter rating.
Chapter 4
MULTI LEVEL CURRENT REINJECTION CSC
4.1 INTRODUCTION
Although current source converters, based on line commutated thyristors have been in
operation, successfully, for nearly 50 years, in applications such as HVDC transmission
technology, the self-commutated current source converter has yet not been adequately
investigated. There have been very few proposals on self-commutated current source
converters [60, 69, 70], as compared to the vast number of publications reported on
voltage source converters. This is further confirmed by the fact that, almost all the
FACTS controllers developed so far, are based on voltage source converters, except for
the very few reported, based on self-commutated current source converters [71,72].
The difficulty to interface with the ac system has been the main disincentive for self-
commutated current source converters, which has so far prevented its application in
FACTS and HVDC. The MLCR-CSC, on the other hand, overcomes the main disad-
vantages of the present self-commutated current source converters. Moreover, the direct
current control, flexible power factor adjustment and zero current switching features
make the MLCR-CSC a suitable alternative for FACTS and HVDC applications.
As discussed in Chapter 2, the MLCR-CSC requires symmetrical switching devices
with unidirectional current passing and bidirectional voltage blocking capability. This
is due to the fact that its dc current is unidirectional for all operating conditions while
its dc voltage changes polarity depending on the firing angle. Therefore symmetrical
type GTO or IGCT are the appropriate switching devices for the MLCR-CSC. If the
asymmetrical type IGBT is used in MLCR-CSC, it has to be connected in series with
a diode. But this will cause extra power losses and is therefore not desirable for high
power applications.
The two main bridges of the MLCR-CSC configuration can be powered by an interface
transformer with one set of primary windings and two sets of secondary windings,
where each set of secondary windings is connected to one of the main bridges. This
is in contrast to the MLVR-VSC (discussed in Chapter 3) which requires two separate
interface transformers with their primary windings connected in series. By using a
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three winding interface transformer, rather than using two transformers in parallel
as in conventional HVDC schemes, MLCR-CSC can reduce the rated capacity of the
interface transformer and thus its cost.
In the MLCR-CSC, the dc current is constant, while the output currents of the two
main bridges are periodically varying multi level current waveforms. These multi level
reinjection currents to the two main bridges can be formed in two ways: either by proper
distribution of the dc current to the two main bridges or by addition and substraction
of an ac current to and from the dc current. The former method is possible only in
the parallel double bridge configuration with a self-commutated switch controlled multi
tap interphase reactor. In the latter method, the ac current waveform is formed by
using two reinjection transformers with multi tap secondary windings assisted by self-
commutated switching devices. The orientation of the windings of these reinjection
transformers ensure that the ac current waveforms induced in the primary windings,
flow in opposite directions, thus result in them being added to and subtracted from
the dc current respectively to form the reinjection currents to the individual bridges.
Hence, this method is only possible with series double bridge configuration.
4.2 PARALLEL CONNECTED CONFIGURATION
4.2.1 Operating principle
Figure 4.1 shows a parallel double-bridge forced-commutated current source converter
(CSC) with a multi-tapped reactor. The interface transformer turns ratios are arranged
as kn : 1 (primary to secondary) for the Y connection and kn :
√
3 for the ∆ connection
as for a conventional 12-pulse converter. To facilitate understanding of the operating
principle, the converter system is first assumed to be built by ideal components, i.e.
the switches and transformers are ideal and the dc reactor is of infinite inductance.
With reference to Figure 4.1, the dc current Idc is distributed to the two main bridges
to form the multi level current waveforms IBY and IB∆. This is achieved by the multi
tapped reactor assisted by the reinjection switches.
The linear reinjection waveform described in Section 2.3.2, is replaced by a symmetrical
stepped waveform with m levels in the interval from −pi12(m−1) to
pi
6 +
pi
12(m−1) (the angle
reference is, with respect to Figure 2.9). Using an equal area and symmetry criteria,
the ith level is from (2i−3)pi12(m−1) to
(2i−1)pi
12(m−1) (i = 1, 2, · · · ,m) and the height of the ith level
is
HLi =
(i− 1)
(m− 1)Idc (i = 1, 2, · · · ,m) (4.1)
Each winding of the multi-tapped reactor uses an equal number of turns (N1 = N2 =
· · · · · · = Nm−2 = Nm) to synthesize the linear symmetrical step reinjection current
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Figure 4.1 MLCR-CSC parallel configuration
waveforms IBY and IB∆.
The main bridge switches operate as for the conventional 12-pulse CSC configuration,
i.e. each switch is on for 120o interval in a full cycle and the firing sequence of the
reinjection switches has to be synchronized with the main bridge switching. The firing
control of main and reinjection switches, illustrated in Figure 4.2, consists of three
concentric annuluses representing the on-state combinations of the three groups of
switches. The center one is divided into six equal sectors corresponding to the on-
state combinations of the six valves (SY 1 to SY 6) in the main bridge connected to the
Y winding of the interface transformer; the middle one is also divided into six equal
sectors corresponding to the on-state combinations of the six valves (S∆1 to S∆6) in
the main bridge connected to the ∆ winding of the interface transformer; the third
one is divided equally into 12(m − 1) sectors to express the on-state sequence of the
reinjection switches.
The on-state combinations denoted by the three concentric annuluses rotate in the
clockwise direction corresponding to the switch state changes in the time domain. At
any instant, i.e. at any angle position, the on-state combinations of the switch groups
can be determined by the switches that appear in the appropriate area where the angle
is located, otherwise the switches are in the off-state. The degrees (0o to 360o) in
Figure 4.2 correspond to the waveforms in Figures 4.4 and 4.5.
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Figure 4.2 Firing sequence of the MLCR-CSC
With sufficient inductance of the multi-tap reactor the excitation current can be limited
to a very low level; thus when Sj1 is fired to on state (all other reinjection switches
being off state), the load current Idc is supplied by the Y connected bridge and only
a very small excitation current will flow through the ∆ connected bridge. Vice versa
when only the Sjm is fired to on state, practically no current passes through the Y
connected bridge. Thus near zero current switching (ZCS) conditions are provided to
the Y and ∆ connected bridges.
As the ZCS condition does not apply to the reinjection switches (Sj1 to Sjm), a snubber
circuit has to be used for each switch. However because only uni-directional currents
pass through these switches, their snubbers can be of the simple effective RCD (Resis-
tor, Capacitor and Diode) type.
4.2 PARALLEL CONNECTED CONFIGURATION 69
4.2.2 Analysis of the output current waveforms
As indicated earlier, the current waveforms of an m-level converter are derived under
ideal conditions, i.e. the inductance of the d.c. side reactor is infinite and the magneti-
zation current in the multi tapped reactor is negligible. With these simplifications the
development of the current waveforms throughout the converter is easier to follow.
The time domain components of a complete cycle of the reinjection currents (IBY and
IB∆) of the individual bridges and corresponding currents in the interface transformer
bridge side windings are given in Appendix A.
The Fourier components of IaY and Ica∆ are:
IaY n =
2
pi
∫ pi
0
IaY (ωt) sin(nωt)d(ωt)
=
8[1 − (−1)n]Idc
npi(m− 1) sin
[
npi
12(m − 1)
]
cos
(npi
6
)
SAn
for m > 3, n = 1, 2, 3, · · ·
(4.2)
Ica∆n =
2
pi
∫ pi
0
Ica∆(ωt) sin(nωt)d(ωt)
=
8[1− (−1)n]Idc
3npi(m− 1) sin
[
npi
12(m− 1)
]
cos
(npi
6
)
SBn
for m > 3, n = 1, 2, 3, · · ·
(4.3)
where
SAn = (m− 1) sin npi
6
+
m−2∑
i=1
i sin
[
npi
3
+
inpi
6(m− 1)
]
SBn = (m− 1) sin npi
3
+ 2
m−2∑
i=1
i cos
(npi
6
)
sin
[
npi
3
+
inpi
6(m− 1)
]
The converter system output line current IA(ωt) is
IA(ωt) =
1
kn
[IaY (ωt) +
√
3Ica∆(ωt)] (4.4)
where kn is the turns ratio of the interface transformer. The Fourier components of
IA(ωt) is
IAn =
8[1 − (−1)n]Idc√
3knnpi(m− 1)
SCnSDn for m > 3, n = 1, 2, 3, · · · (4.5)
where
SCn = sin
[
npi
12(m− 1)
]
cos
(npi
6
)
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SDn = 2
[
cos
(npi
6
)
+
√
3
2
]
SAn
The fundamental peak value of the converter system output current, derived from (4.5)
is
IA1 =
2
√
3(2−√3)Idc
knpi(m− 1) sin
[
pi
12(m−1)
] (4.6)
The output RMS line current of the converter system is
IARMS =
√
1
pi
∫ pi
0
IA(ωt)2d(ωt)
=
√
4 +
√
3
3kn
Idc
√
1 +
11− 6√3
13(m − 1)2 (4.7)
Figure 4.3 shows a five-level reinjection CSC configuration and the corresponding cur-
rent waveforms are illustrated in Figure 4.4.
The Total Harmonic Distortion (THD) of the output current for the 5-level configura-
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Figure 4.3 5-level current reinjection CSC configuration
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tion shown in Figure 4.3 is
THDI =
√
2I2Arms
I2A1
− 1
∣∣∣∣∣
m=5
= 4.00% (4.8)
4.2.3 Analysis of dc side voltage waveforms
The following expressions can be written for the converter side phase voltages of the Y
and ∆ connected bridges:
VY (ωt) =
1
kn
[ VA(ωt) VB(ωt) VC(ωt)]
T (4.9)
V∆(ωt) =
1
kn
[ VA(ωt+ 30
o) VB(ωt+ 30
o) VC(ωt+ 30
o)]T (4.10)
For steady state operation with the time reference specified by the output current
waveform (in Figure 4.4), the dc side voltages across the bridges (VdcY and Vdc∆) can
be described by the phase voltages across the individual bridges and the switching
functions fsY and fs∆ of the Y and ∆ connected bridges respectively, i.e.
VdcY (ωt) = fsY (ωt) · VY (ωt) (4.11)
Vdc∆(ωt) = fs∆(ωt) · V∆(ωt) (4.12)
where
fsY (ωt) =


[0 −1 1] 0 < ωt < pi6
[1 −1 0] pi6 < ωt < pi2
[1 0 −1] pi2 < ωt < 5pi6
[0 1 −1] 5pi6 < ωt < 7pi6
[−1 1 0] 7pi6 < ωt < 9pi6
[−1 0 1] 9pi6 < ωt < 11pi6
[0 −1 1] 11pi6 < ωt < 2pi
(4.13)
fs∆(ωt) =


[1 −1 0] 0 < ωt < pi3
[1 0 −1] pi3 < ωt < 2pi3
[0 1 −1] 2pi3 < ωt < pi
[−1 1 0] pi < ωt < 4pi3
[−1 0 1] 4pi3 < ωt < 5pi3
[0 −1 1] 5pi3 < ωt < 2pi
(4.14)
These waveforms are plotted in Figure 4.5(b) in p.u. with respect to the peak phase
source voltage.
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With reference to Figure 4.3
VM (ωt) = Vdc∆(ωt)− VdcY (ωt) (4.15)
VX(ωt) =
1
2
[VdcY (ωt) + Vdc∆(ωt)] (4.16)
According to the switching sequence of the reinjection switches, the ith reinjection
switch (Sji) is turned on in the interval from
(2i−3)pi
12(m−1) to
(2i−1)pi
12(m−1) . Hence the voltage
VZ(ωt) can be expressed as
VZ(ωt) = −0.5VM (ωt) + (i−1)(m−1)VM (ωt) (2i−3)12(m−1) < ωt < (2i−1)12(m−1)
i = 1, 2, · · · , (m− 1)
(4.17)
Using (4.17), the time domain components of VZ(ωt) for the five-level configuration
shown in Figure 4.3 can be expressed as
VZ(ωt) =


−0.5VM (ωt) 0 < ωt < pi48
−0.25VM (ωt) pi48 < ωt < 3pi48
0 3pi48 < ωt <
5pi
48
0.25VM (ωt)
5pi
48 < ωt <
7pi
48
0.5VM (ωt)
7pi
48 < ωt <
9pi
48
0.25VM (ωt)
9pi
48 < ωt <
11pi
48
0 11pi48 < ωt <
13pi
48
−0.25VM (ωt) 13pi48 < ωt < 15pi48
−0.5VM (ωt) 15pi48 < ωt < pi3
(4.18)
The VX , VM and VZ waveforms are shown in Figure 4.5(c), (d) and (e) respectively.
The dc load voltage given by
Vdc(ωt) = VX(ωt) + VZ(ωt) (4.19)
is shown in Figure 4.5(f) for a delay angle, α = −45o in the main bridge switches. The
harmonic spectrum of the dc side voltage is shown in Figure 4.6(a) and Figure 4.6(b)
shows the variation of the 12th, 24th, 48th and 96th harmonics of the dc output voltage
with the firing angle delay (α). The harmonic magnitudes are normalized to the dc
component at α = 0. From these results (Figure 4.6(a)) it is clear that the 48-pulse
related orders (i.e. the 48 and 96) become the predominant harmonics.
In Figure 4.5(b), voltages VdcY (ωt) and Vdc∆(ωt) for the first 30
o interval can be ex-
pressed as
VdcY (ωt) =
√
3k−1n Vm cos(ωt+ α) (4.20)
Vdc∆(ωt) =
√
3k−1n Vm cos(ωt+ α− pi/6) (4.21)
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Figure 4.6 DC side voltage harmonics and spectrum
where Vm is the peak phase source voltage and α is the delay firing angle of the main
bridge GTOs.
As shown in Figure 4.5(f), each 30o interval of the dc voltage, Vdc(ωt) has (m − 1)
pulses. The pattern is repeated every 30o. Therefore the dc average voltage can be
derived from
Vdc =
6
pi
m−1∑
i=1
∫ (2i−1)pi
12(m−1)
(2i−3)pi
12(m−1)
[VX(ωt) + VZ(ωt)]d(ωt) (4.22)
and the solution is
Vdc =
3
√
3(2−√3)Vm
knpi(m− 1) sin
[
pi
12(m−1)
] cosα (4.23)
The RMS voltage across the multi-tap reactor is very dependent on α, as shown in
Figure 4.7, where the reactor RMS voltage reaches its maximum (0.8864k−1n Vm) at
α = ±90o and its minimum (0.1346k−1n Vm) at α = 0o and α = 180o.
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Figure 4.7 Multi-tapped reactor RMS voltage versus α
4.2.4 Magnetization current calculation in the multi-tapped reactor
Magnetizing current plays an important part in the design of the multi-tapped reactor
despite being ignored in the previous analysis.
As shown in Figure 4.8, iM is the magnetization current which flows in the multi-tapped
reactor so that the voltage VM can be developed across it.
Sj1 Sji Sjm
IB∆IBY
Idc
VdcY Vdc∆
Vdc
VM
iM
L
oad
Lm
Figure 4.8 Path of the magnetization current
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The voltages across the Y and ∆ connected main bridges can be described as
VdcY (ωt) =
{ √
3k−1n Vm cos(ωt+ α) 0 < ωt < pi/6√
3k−1n Vm cos(ωt+ α− pi/3) pi/6 < ωt < pi/3
(4.24)
and
Vdc∆(ωt) =
√
3k−1n Vm cos(ωt+ α− pi/6) 0 < ωt < pi/3 (4.25)
The voltage across the interphase reactor, VM (ωt) is
VM (ωt) = Vdc∆(ωt)− VdcY (ωt) (4.26)
and can therefore be expressed as
VM (ωt) =
{
2
√
3k−1n Vm cos(ωt+ α− pi/12) sin(pi/12) 0 < ωt < pi/6
−2√3k−1n Vm cos(ωt+ α− pi/4) sin(pi/12) pi/6 < ωt < pi/3
(4.27)
The magnetization current, iM (ωt) in the interphase reactor can be found from
L
diM (ωt)
dt
= VM (ωt) (4.28)
where L is the inductance of the multi-tapped rector.
iM (ωt) =
1
ωL
∫ ωt
0
VM (ωt)d(ωt) + iM (0) (4.29)
Based on the steady state restriction given by iM (ωt)|ωt=0 = −iM (ωt)|ωt=pi/6
iM (0) = −2
√
3
ωL
k−1n Vm sin
2
( pi
12
)
sinα (4.30)
Hence iM (ωt) is given by the following expression
iM (ωt) =
{
2
√
3
ωL k
−1
n Vm sin
pi
12
[
cos(ωt + α− pi/12) − cosα cos pi12
]
0 < ωt < pi/6
−2
√
3
ωL k
−1
n Vm sin
pi
12
[
cos(ωt+ α− pi/4)− cosα cos pi12
]
pi/6 < ωt < pi/3
(4.31)
Figure 4.9(b) shows the magnetization current iM (ωt) for a firing delay angle, α = −45o
in the main bridge switches.
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Figure 4.9 Magnetization current in the multi-tapped reactor
4.2.5 Component ratings
The converter system nominal apparent power can be expressed as
S = 3VSRISR (4.32)
where VSR and ISR are the rated fundamental RMS phase voltage and line current at
the interface transformer primary side. The component ratings are derived based on
the condition that the converter system is directly connected to an ideal three phase
voltage source VSR under balanced operation, the converter system is in steady state
and the fundamental component of the output current IA is the converter system rated
current ISR.
From (4.6), the rated current ISR can be expressed as
ISR = ki(m) · Idc (4.33)
where
ki(m) =
√
6(2−√3)
knpi(m− 1) sin
[
pi
12(m−1)
] (4.34)
Interface transformer
Phase voltage RMS ratings:
Y connected primary = VSR
Y connected secondary = k−1n VSR
∆ connected secondary =
√
3k−1n VSR
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Phase current RMS ratings:
Y connected primary IARMS =
√
4 +
√
3
3knki(m)
√
1 +
11 − 6√3
13(m− 1)2 ISR
Y connected secondary IaY RMS =
√
2 + (m− 1)−2
3ki(m)
ISR
∆ connected secondary Ica∆RMS =
√
2 + (m− 1)−2
3
√
3ki(m)
ISR
Phase current fundamental (RMS) ratings:
Y connected primary IfARMS = ISR
Y connected secondary IfaY RMS =
knISR
2
∆ connected secondary Ifca∆RMS =
knISR
2
√
3
Multi-tapped reactor
The operating frequency of the reactor is, FMTR = 6Fsource, where Fsource is the source
frequency.
Phase voltage RMS rating
= max[VMRMS ]
= max
[√
3k−1n Vm sin
( pi
12
)√
2− 6
pi
cos 2α
]
=
√
6k−1n sin
( pi
12
)√
2 +
6
pi
VSR
With reference to Figure 4.1, the 1st and the (m− 1)th windings are subjected to the
maximum RMS current. The current through the first winding is plotted in Figure 4.10
for the 5-level configuration of Figure 4.3.
For the general m-level converter, the RMS current rating of the multi-tapped reactor
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Figure 4.10 Current in the first winding of the multi-tapped reactor
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is √√√√ 6
pi
· pi
6(m− 1)
m−2∑
i=1
[
iIdc
(m− 1)
]2
=
√
(m− 2)(2m− 3)
(m− 1) Idc
=
√
(m− 2)(2m− 3)
ki(m)(m− 1) ISR
Switching devices
The voltage rating (forward/reverse) of the main bridge switches is
VG =
√
6k−1n VSR
The RMS current rating of the main bridge switches is
IGRMS =
√
2 + (m− 1)−2
3
√
2ki(m)
ISR
The RMS current rating for the reinjection switches Sj1 and Sjm is
IjGRMS =
ISR
ki(m)
√
2(m− 1)
and for the all other reinjection switches
IjGRMS =
ISR
ki(m)
√
(m− 1)
With reference to Figure 4.1, the maximum voltage (forward/reverse) a reinjection
switch is subjected to occurs when either Sj1 or Sjm conducts. If Sjm conducts, the
general expression for the voltage across the kth reinjection switch , Sjk is
VSjk =
(m− k)
(m− 1)VM
and
max
[
VSjk
]
=
2
√
6k−1n (m− k)
(m− 1) sin
( pi
12
)
VSR
Therefore the voltage rating of the reinjection switches is
VjG = 2
√
6k−1n sin
( pi
12
)
VSR
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4.2.6 PSCAD/EMTDC verification
The PSCAD/EMTDC program is used for the verification of the theoretical results
derived earlier with the 5-level configuration (Figure 4.3). The basic PSCAD converter
model has been modified to accommodate the multi-tapped interphase reactor and the
related triggering logic of the reinjection switches.
The simulation is carried out under the following conditions: the interface transformer
nominal impedance is 5% and that of the multi-tap reactor 10%; the basic operating
frequency of the reactor is 300 Hz (i.e. six times the fundamental frequency); the load
branch inductance is set to 2 H and the resistance to 1 Ω. The converter is directly
connected to a balanced three-phase voltage source representing the power system.
Figures 4.11 and 4.12 show the PSCAD simulated results when the converter is ab-
sorbing 100 MW and generating 100 MVAr (corresponding to a firing delay angle of
-45o). With reference to the output current, the simulated waveform and its spec-
trum (Figure 4.11(e) and (f)) show a predominantly 48-pulse operation, like in the
theoretical case (Figure 4.4(e) and (f)), the THD being 4.04%, which compares well
with the theoretical value of 4.00%. Both the theoretical and simulated output current
show a small amount (around the 1%) of 11th and 13th harmonic content. The current
waveforms of Figure 4.11 are slightly different from the theoretical step waveforms due
to the presence of snubber circuits of the reinjection switches; these circuits absorb
the leakage inductive energy and turn it into capacitive energy during each switching
transition.
Like in the theoretical results (shown in Figure 4.6(a)) the dc voltage output spec-
trum (Figure 4.12(b)) also shows a small content of 12-pulse related harmonics and a
predominant 48-pulse operation.
Thus, the harmonic levels derived from the PSCAD verification clearly confirm that
the multi-level dc current reinjection converter requires no filtering on either side.
The main difference between the theoretical and simulated results is the presence of
turn-off related spikes observed in the latter (Figure 4.12(a)). Twelve of them (per
cycle) are mostly caused by the step voltage changes that appear across the outgoing
valves during commutations in the main bridges. These spikes are voltage related and
are similar to those occurring in conventional thyristor converters, because in both
cases the commutations occur at zero current. The remaining spikes are caused by the
forced cancellation of the current steps in the reinjection switches.
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Figure 4.11 Simulated current waveforms of MLCR-CSC
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Figure 4.12 Simulated dc voltage waveform of MLCR-CSC
4.3 SERIES CONNECTED CONFIGURATION
4.3.1 Operating principle
Figure 4.13 shows a series-connected double-bridge forced-commutated current source
converter (CSC) configuration with the reinjection circuit included. The interface trans-
former turns ratios are arranged as kn : 1 (primary to secondary) for the Y connection
and kn :
√
3 for the ∆ connection as for a conventional 12-pulse converter. To facilitate
understanding of the operating principle, the converter system is first assumed to be
built by ideal components, i.e. the switches and transformers are ideal, the dc reactor
is of infinite inductance and the dc blocking capacitors are of infinite capacitance.
The dc current which circulates through the reinjection switches, the two reinjection
transformers, smoothing reactor Lm and the dc load is chopped into ac current wave-
forms at 6 times the source fundamental frequency in reinjection transformer secondary
windings with the assistance of the reinjection switches. These currents are coupled to
the reinjection transformer primary windings to form multi-level ac currents Ijp and
Ijn which when combined with Idc will shape the main bridge dc output currents IBY
and IB∆ into multi-level waveforms.
Due to the fact that the reinjection transformer winding current direction can be
changed by the reinjection switches, a winding divided into m2 portions with
m
2 + 1
taps can be used to generate m-levels of the reinjection current; the addition of the two
optional switches Spj0 and Snj0 provides an extra level in which no reinjection current
passes through the reinjection transformer windings. Thus the reinjection circuit in
Figure 4.13 can generate (m+1) level currents IBY and IB∆.
84 CHAPTER 4 MULTI LEVEL CURRENT REINJECTION CSC
SY 1
SY 2
SY 3
SY 4
SY 5
SY 6
S∆1
S∆2
S∆3
S∆4
S∆5
S∆6
Spj1
Spj2
Spjm
2
Spj0
Spjm
2
+1
Spjm−1
Spjm
Snj1
Snj2
Snjm
2
Snj0
Snjm
2
+1
Snjm−1
Snjm
NP
NP
N1
N1
Nm
2
Nm
2
IA IB IC
IBY
IB∆
VdcY
Vdc∆
Vdc
IaY
Ia∆
L
oad
Lm
Cj
Cj
Idc
Ijp
Ijn
VX
VM
VZ
Figure 4.13 MLCR-CSC series configuration
Tables 4.1 and 4.2 show the corresponding relationship between (m+1) levels of currents
IBY and IB∆, the required reinjection switches in ON-state, the winding connections of
the reinjection transformers and the currents Ijp and Ijn used to shape the dc output
currents IBY and IB∆.
The ESEDS symmetrical reinjection waveform discussed in Section 2.3.2 is approxi-
mated by a symmetrical stepped waveform with m equal duration levels in the interval
from 0 to pi6 . The height of the i
th level of the reinjection waveform to the ∆ connected
bridge, IB∆ from
(i−1)pi
6m to
ipi
6m (i = 1, 2, · · · ,m), which is derived by applying an equal
area criteria to the waveform in (2.9), is
HSi =
[
1 +
√
2(5 + 3
√
3)m sin
( pi
12m
)
sin
(
(2i− 1)
12m
− pi
12
)]
Idc
(i = 1, 2, · · · ,m)
(4.35)
The main bridge switches operate as for the conventional 12-pulse CSC configuration,
i.e. each switch is on for 120o interval in a full cycle and the firing sequence of the
reinjection switches has to be synchronized with the main bridge switching. The firing
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Table 4.1 Reinjection switching combinations and multi-level reinjection current
ON-State Switches IBY Winding Combinations Ijp
Spj1 and Snj1 ILm NS1 = N1 +N2 + · · ·+Nm
2
NS1
NP
Idc
Spj2 and Snj2 ILm−1 NS2 = N2 +N3 + · · ·+Nm
2
NS2
NP
Idc
. . . . . . . . . . . .
Spjm
2
and Snjm
2
ILm
2
+1 NSm
2
= Nm
2
NSm2
NP
Idc
Spj0 and Snj0 Idc NS0 = 0 0
Spjm
2
+1 and Snjm
2
+1 ILm
2
NSm
2
= Nm
2
− NSm2NP Idc
. . . . . . . . . . . .
Spjm−1 and Snjm−1 IL2 NS2 = Nm
2
+ · · ·+N3 +N2 − NS2NP Idc
Spjm and Snjm IL1 NS1 = Nm
2
+ · · ·+N2 +N1 − NS1NP Idc
control of main and reinjection switches, illustrated in Figure 4.14, consists of three
concentric annuluses representing the on-state combinations of the three groups of
switches. The center one is divided into six equal sectors corresponding to the on-
state combinations of the six valves (SY 1 to SY 6) in the main bridge connected to the
Y winding of the interface transformer; the middle one is also divided into six equal
sectors corresponding to the on-state combinations of the six valves (S∆1 to S∆6) in
the main bridge connected to the ∆ winding of the interface transformer; the third one
is divided into 12(m − 1) sectors to express the on-state sequence of the reinjection
switches.
The on-state combinations denoted by the three concentric annuluses rotate in the
clockwise direction corresponding to the switch state changes in the time domain. At
any instant, i.e. at any angle position, the on-state combinations of the switch groups
Table 4.2 Reinjection switching combinations and multi-level reinjection current
ON-State Switches IB∆ Winding Combinations Ijn
Spj1 and Snj1 IL1 NS1 = Nm
2
+ · · ·+N2 +N1 − NS1NP Idc
Spj2 and Snj2 IL2 NS2 = Nm
2
+ · · ·+N3 +N2 − NS2NP Idc
. . . . . . . . . . . .
Spjm
2
and Snjm
2
ILm
2
NSm
2
= Nm
2
− NSm2NP Idc
Spj0 and Snj0 Idc NS0 = 0 0
Spjm
2
+1 and Snjm
2
+1 ILm
2
+1 NSm
2
= Nm
2
NSm2
NP
Idc
. . . . . . . . . . . .
Spjm−1 and Snjm−1 ILm−1 NS2 = N2 +N3 + · · ·+Nm
2
NS2
NP
Idc
Spjm and Snjm ILm NS1 = N1 +N2 + · · ·+Nm
2
NS1
NP
Idc
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Figure 4.14 Firing sequence of the MLCR-CSC
can be determined by the switches that appear in the appropriate area where the angle
is located, otherwise the switches are in the off-state. The degrees (0o to 360o) in
Figure 4.14 correspond to the waveforms in Figures 4.16 and 4.17.
The reinjection currents force the main bridge switches to commutate at very low
current compared to the load current Idc. As this condition does not apply to the
reinjection switches (Spj1 to Spjm and Snj1 to Snjm ), snubber circuits have to be used
for these switches. However because only uni-directional currents pass through these
switches, the snubbers can be simply of the RCD (Resistor, Capacitor and Diode) type.
4.3.2 Analysis of the output current waveforms
The time domain components of a complete cycle of the reinjection currents (IBY and
IB∆) of the individual bridges and corresponding currents in the interface transformer
bridge side windings are given in Appendix B.
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The Fourier components of IaY and Ica∆ are:
IaY n =
2
pi
∫ pi
0
IaY (ωt) sin(nωt)d(ωt)
=
8[1− (−1)n]
npi
sin
( npi
12m
)
cos
(npi
6
)
SAn (4.36)
for m > 3, n = 1, 2, 3, · · ·
Ica∆n =
2
pi
∫ pi
0
Ica∆(ωt) sin(nωt)d(ωt)
=
16[1 − (−1)n]Idc
3npi
sin
( npi
12m
)
cos2
(npi
6
)
SAn (4.37)
for m > 3, n = 1, 2, 3, · · ·
where
SAn =
m∑
i=1
HSi sin
[
npi
3
+
n(2i− 1)
12m
]
(4.38)
The converter system output line current IA(ωt) is
IA(ωt) =
1
kn
[IaY (ωt) +
√
3Ica∆(ωt)] (4.39)
where kn is the interface transformer turns ratio. The Fourier components of IA(ωt)
are
IAn =
16[1 − (−1)n]√
3knnpi
sin
( npi
12m
)
cos
(npi
6
)(√3
2
+ cos
npi
6
)
SAn (4.40)
for m > 3, n = 1, 2, 3, · · ·
The fundamental peak value of the converter system output current, derived from
(4.40), is
IA1 =
16
√
3Idc
knpi
sin
( pi
12m
) m∑
i=1
HSi sin
[
pi
3
+
(2i− 1)
12m
]
=
4
√
3Idc
knpi
[
1 + 2(2 +
√
3)m2 sin2
( pi
12m
)
− (2 +
√
3)
2
m tan
( pi
12m
)]
(4.41)
The output RMS line current of the converter system is
IARMS =
√
1
pi
∫ pi
0
IA(ωt)2d(ωt)
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=
(
√
3 + 1)Idc√
3kn
√
1 + 2(2 +
√
3)m2 sin2
pi
12m
− (2 +
√
3)
2
m tan
pi
12m
(4.42)
Figure 4.15 shows a five-level reinjection CSC configuration and the corresponding
current waveforms are illustrated in Figure 4.16.
The Total Harmonic Distortion (THD) of the output current for the 5-level configura-
tion shown in Figure 4.15 is
THDI =
√
2I2Arms
I2A1
− 1
∣∣∣∣∣
m=5
= 3.16% (4.43)
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Figure 4.15 5-level current reinjection CSC configuration
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Figure 4.16 Current waveforms of the MLCR-CSC
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4.3.3 Analysis of dc side voltage waveforms
The following expressions can be written for the converter side phase voltages of the Y
and ∆ connected bridges:
VY (ωt) =
1
kn
[ VA(ωt) VB(ωt) VC(ωt)]
T (4.44)
V∆(ωt) =
1
kn
[ VA(ωt+ 30
o) VB(ωt+ 30
o) VC(ωt+ 30
o)]T (4.45)
For steady state operation with the time reference specified by the output current
waveform (in Figure 4.16), the dc side voltages across the bridges (VdcY and Vdc∆)
can be described by the phase voltages across the individual bridges and the switching
functions fsY and fs∆ of the Y and ∆ connected bridges respectively, i.e.
VdcY (ωt) = fsY (ωt) · VY (ωt) (4.46)
Vdc∆(ωt) = fs∆(ωt) · V∆(ωt) (4.47)
where
fsY (ωt) =


[0 −1 1] 0 < ωt < pi6
[1 −1 0] pi6 < ωt < pi2
[1 0 −1] pi2 < ωt < 5pi6
[0 1 −1] 5pi6 < ωt < 7pi6
[−1 1 0] 7pi6 < ωt < 9pi6
[−1 0 1] 9pi6 < ωt < 11pi6
[0 −1 1] 11pi6 < ωt < 2pi
(4.48)
fs∆(ωt) =


[1 −1 0] 0 < ωt < pi3
[1 0 −1] pi3 < ωt < 2pi3
[0 1 −1] 2pi3 < ωt < pi
[−1 1 0] pi < ωt < 4pi3
[−1 0 1] 4pi3 < ωt < 5pi3
[0 −1 1] 5pi3 < ωt < 2pi
(4.49)
These waveforms are plotted in Figure 4.17(b) in p.u. with respect to the peak phase
source voltage and for the first 30o interval can be expressed as
VdcY (ωt) =
√
3Vm
kn
cos(ωt + α) (4.50)
Vdc∆(ωt) =
√
3Vm
kn
cos(ωt + α− pi/6) (4.51)
where Vm is the peak phase source voltage and α is the delay firing angle of the main
bridge switches.
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Figure 4.17 DC side voltage waveforms of MLCR-CSC
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With reference to Figure 4.13, the voltages VdcY (ωt) and Vdc∆(ωt) can be represented
as a combination of their dc and ac components as follows
VdcY (ωt) = (VdcY (ωt))dc + (VdcY (ωt))ac (4.52)
Vdc∆(ωt) = (Vdc∆(ωt))dc + (Vdc∆(ωt))ac (4.53)
where (VdcY (ωt))dc = (Vdc∆(ωt))dc are the voltages appearing across the dc blocking
capacitors Cj and (VdcY (ωt))ac and (Vdc∆(ωt))ac are the voltages appearing across the
primary windings of the reinjection transformers. Then
VM (ωt) =
NS1
NP
[(VdcY (ωt))ac − (Vdc∆(ωt))ac]
=
NS1
NP
[VdcY (ωt)− Vdc∆(ωt)] (4.54)
When the ith pair of reinjection switches, Spji and Snji are in conducting state, then
the voltage VZ(ωt) is
VZi(ωt) =
NSi
NS1
VM (ωt)
=
NSi
NS1
· NS1
NP
[VdcY (ωt)− Vdc∆(ωt)] (i− 1)pi
6m
< ωt <
ipi
6m
(4.55)
From (4.35)
NSi
NP
=
√
2(5 + 3
√
3)m sin
( pi
12m
)
sin
[
pi
12
− (2i− 1)pi
12m
]
(4.56)
The voltages VX and Vdc are
VX(ωt) = VdcY (ωt) + Vdc∆(ωt) (4.57)
Vdc(ωt) = VX(ωt) + VZ(ωt) (4.58)
Using (4.55), the time domain components of VZ(ωt) for the 5-level configuration shown
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in Figure 4.15 can be expressed as
VZ(ωt) =


NS1
NP
VM (ωt) 0 < ωt <
pi
30
NS2
NP
VM (ωt)
pi
30 < ωt <
2pi
30
0 2pi48 < ωt <
3pi
30
−NS2NP VM (ωt)
3pi
30 < ωt <
4pi
30
−NS1NP VM (ωt)
4pi
30 < ωt <
6pi
30
−NS2NP VM (ωt)
6pi
30 < ωt <
7pi
30
0 7pi30 < ωt <
8pi
30
NS2
NP
VM (ωt)
8pi
30 < ωt <
9pi
30
NS1
NP
VM (ωt)
9pi
30 < ωt <
pi
3
(4.59)
The VX , VM , VZ and Vdc waveforms are shown in Figures 4.17(c), (d), (e) and (f)
respectively for a delay angle, α = −45o in the main bridge switches. The harmonic
spectrum of the dc side voltage is shown in Figure 4.18(a) and Figure 4.18(b) shows the
variation of the 12th, 60th, 120th and 180th harmonics of the dc output voltage with the
firing angle delay (α). The harmonic magnitudes are normalized to the dc component
at α = 0. From these results it is clear that the 60-pulse related orders (i.e. the 60,
120 and 180) become the predominant harmonics.
As shown in Figure 4.17(f), each 30o interval of the dc voltage, Vdc(ωt) has m pulses.
Therefore the dc average voltage can be derived from
Vdc =
6
pi
m∑
i=1
∫ ipi
6m
(i−1)pi
6m
[VX(ωt) + VZ(ωt)]d(ωt) (4.60)
and the solution is
Vdc =
6
√
3Vm
knpi
[
1 + 2(2 +
√
3)m2 sin2
pi
12m
− (2 +
√
3)
2
m tan
pi
12m
]
cosα (4.61)
The RMS voltage across the primary winding of the reinjection transformer is very
dependent on α, as shown in Figure 4.19, where it reaches a maximum (0.5094k−1n Vm)
at α = ±90o and a minimum (0.0694k−1n Vm) at α = 0o and α = 180o.
4.3.4 Magnetization current calculation in reinjection transformers
As shown in Figure 4.20, iMY and iM∆ are the magnetization currents, so that the ac
voltages (VdcY )ac and (Vdc∆)ac can be developed across the primary windings of the
respective reinjection transformers.
These magnetization currents play an important part in the design of the reinjection
transformers despite being ignored in the previous analysis.
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Figure 4.18 DC side voltage harmonics and spectrum
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Figure 4.19 Reinjection transformer primary RMS voltage versus α
The voltage and current quantities associated with the Y and ∆ connected bridges are
electrically the same, but phase shifted by 30o. Therefore, it is sufficient to consider
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one of them for the magnetization current calculation.
It is assumed that full symmetry exists, so that the reinjection transformers are not
saturated and therefore their inductance remains constant.
The magnetization current through the reinjection transformer connected to the ∆
connected bridge is
iM∆(ωt) =
1
ωL
∫ ωt
0
[(Vdc∆(ωt))ac]dωt+ iM∆(0) (4.62)
where L is the inductance of the reinjection transformer.
(Vdc∆(ωt))ac = Vdc∆(ωt)− (Vdc∆(ωt))dc (4.63)
Therefore
(Vdc∆(ωt))ac =
√
3
kn
Vm cos(ωt + α− pi/6) − 3
√
3
knpi
Vm cosα 0 < ωt <
pi
3
(4.64)
Based on the steady state restriction
∫ pi
3
0
iM∆(ωt)dωt = 0,
iM∆(0) =
3
pi
(√
3− pi
2
) k−1n Vm
ωL
sinα (4.65)
Figure 4.21(c) shows the magnetization current iM∆ for a firing delay angle of −45o in
the main bridge switches.
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(VdcY )dc
(VdcY )ac
(Vdc∆)dc
(Vdc∆)ac
Figure 4.20 Paths of the magnetization current
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Figure 4.21 Magnetization current in reinjection transformers
The reinjection currents IBY and IB∆ must be sufficiently positive to compensate for
the negative peaks of iMY and iM∆, the respective magnetization currents. Figure 4.22
shows the variation of negative peak of the magnetization current with the firing delay
angle, where it reaches a maximum of −0.1540 VmknωL at α = 90o and a minimum of
−0.0157 VmknωL at α = 0o and α = 180o.
4.3.5 DC blocking capacitors
According to the time reference of waveforms in Figures 4.16 and 4.17, the steady state
ripple voltages of the dc blocking capacitors can be expressed as
VCjY r(ωt) =
1
ωC
∫ ωt
0
Ijp(ωt)d(ωt) + VCjY r(0) (4.66)
VCj∆r(ωt) =
1
ωC
∫ ωt
0
Ijn(ωt)d(ωt) + VCj∆r(0) (4.67)
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Figure 4.22 Variation of negative peak of the magnetization current with α
Based on the steady state restriction VCjY r(ωt)|ωt=0 = −VCjY r(ωt)|ωt=pi6 ,
VCjY r(0) = −
1
2ωC
∫ pi
6
0
Ijp(ωt)d(ωt) (4.68)
From waveform symmetry,
∫ pi
6
0
Ijp(ωt)d(ωt) = 0 (4.69)
and therefore
VCjY r(0) = 0 (4.70)
These ripple voltages are shown in Figure 4.23 for the configuration in Figure 4.15.
The peak-to-peak value of the ripple voltage, for the general m-level reinjection wave-
form is
Vppr =
2
ωC
∫ pi
12
0
Ijp(ωt)d(ωt) (4.71)
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Figure 4.23 DC blocking capacitor ripple voltages
for m - odd
Vppr =
2
ωC
· pi
6m
m−1
2∑
i=1
√
2(5 + 3
√
3)m sin
( pi
12m
)
sin
[
pi
12
− (2i− 1)
12m
]
(4.72)
=
√
2(5 + 3
√
3)Idc
12fC
[
cos
( pi
12m
)
− cos
( pi
12
)]
(4.73)
and for m - even
Vppr =
2
ωC
· pi
6m
m
2∑
i=1
√
2(5 + 3
√
3)m sin
( pi
12m
)
sin
[
pi
12
− (2i− 1)
12m
]
(4.74)
=
√
2(5 + 3
√
3)Idc
12fC
[
1− cos
( pi
12
)]
(4.75)
where f is the source frequency and C is the capacitance.
4.3.6 Effect of capacitor ripple voltage on the dc output voltage
In Section 4.3.3, the waveforms were generated under the assumption that the dc
blocking capacitors are infinite (the capacitor voltage is ripple-less). But for a practical
value of the capacitance, the resulting ripple voltages will modify the ac waveforms
appearing across the reinjection transformers. Their new form can be expressed as
(VdcY (ωt))
′
ac = (VdcY (ωt))ac − VCjY r(ωt) (4.76)
(Vdc∆(ωt))
′
ac = (Vdc∆(ωt))ac − VCj∆r(ωt) (4.77)
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Figure 4.24 DC side voltage harmonics variation with ripple voltage
Then
VM (ωt) =
NS1
NP
[VdcY (ωt)− Vdc∆(ωt)− 2VCjY r(ωt)] (4.78)
Therefore the dc output voltage will also be modified from its ideal shape in Fig-
ure 4.17(f) and the harmonic content of the dc voltage will be influenced by the ca-
pacitor ripple voltage. Figure 4.24 illustrates the variation of the 12th, 60th, 120th and
180th harmonics of the dc output voltage with varying capacitor ripple voltage (rip-
ple voltage being normalized to the dc average value across the capacitor) for a delay
firing angle α = −45 in the main bridge switches. The magnitudes of the dc voltage
harmonics in Figure 4.17(f) corresponds to those when the ripple voltage becomes zero
in Figure 4.24.
It can be concluded from Figure 4.24 that, part of the harmonic reduction has to
be sacrificed for a realistic value of capacitance in a practical implementation of the
scheme.
4.3.7 Component ratings
The converter system nominal apparent power can be expressed as
S = 3VSRISR (4.79)
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where VSR and ISR are the rated fundamental RMS phase voltage and line current at
the interface transformer primary side. The component ratings are derived based on
the condition that the converter system is directly connected to an ideal three phase
voltage source VSR under balanced operation, the converter system is in steady state
and the fundamental component of the output current IA is the converter system rated
current ISR.
From (4.41), the rated current ISR can be expressed as
ISR = ki(m) · Idc (4.80)
where
ki(m) =
2
√
6Idc
knpi
[
1 + 2(2 +
√
3)m2 sin2
( pi
12m
)
− (2 +
√
3)
2
m tan
( pi
12m
)]
(4.81)
Interface transformer
Phase voltage RMS ratings:
Y connected primary = VSR
Y connected secondary = k−1n VSR
∆ connected secondary =
√
3k−1n VSR
Phase current RMS ratings:
Y connected primary IARMS
=
√
(
√
3 + 1)2pi
6
√
6knki(m)
ISR
Y connected secondary IaY RMS
=
√√√√2
3
[
1 + 2(26 + 15
√
3)m2 sin2
( pi
12m
)
− (26 + 15
√
3)
2
m tan
( pi
12m
)] ISR
ki(m)
∆ connected secondary Ica∆RMS
=
√√√√2
9
[
1 + 2(26 + 15
√
3)m2 sin2
( pi
12m
)
− (26 + 15
√
3)
2
m tan
( pi
12m
)] ISR
ki(m)
Phase current fundamental (RMS) ratings:
Y connected primary IfARMS = ISR
Y connected secondary IfaY RMS =
knISR
2
∆ connected secondary Ifca∆RMS =
knISR
2
√
3
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Reinjection transformers
Operating frequency of the reinjection transformers, FReinj = 6Fsource, where Fsource
is the source frequency.
Phase voltage RMS rating of the primary winding
= max[(Vdc∆)acRMS ]
= max


√√√√ 3
pi
[(
pi
2
− 9
2pi
)
−
(
9
2pi
− 3
√
3
4
)
cos 2α
]
k−1n Vm


=
√
3− 9
√
3
2pi
k−1n VSR
With reference to Figure 4.13, the phase voltage RMS rating of the ith secondary
winding
VNiRMS =
Ni
NP
max[(Vdc∆)acRMS ]
=
(
NSi −NS(i+1)
NP
)√
3− 9
√
3
2pi
k−1n VSR
= 2
√
2(5 + 3
√
3)m sin2
( pi
12m
)
cos
(
pi
12
− 2pii
12m
)√
3− 9
√
3
2pi
k−1n VSR
RMS current rating of the primary winding
IjpRMS =
√
(26 + 15
√
3)
[
2m2 sin2
( pi
12m
)
− m
2
tan
( pi
12m
)] ISR
ki(m)
RMS current rating of the ith secondary winding
INiRMS =
√
2i
m
ISR
ki(m)
Switching devices
Voltage rating (forward/reverse) of the main bridge switches
VG =
√
6k−1n VSR
RMS current rating of the main bridge switches
IGRMS =
IaY RMS√
2
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=
√√√√1
3
[
1 + 2(26 + 15
√
3)m2 sin2
( pi
12m
)
− (26 + 15
√
3)
2
m tan
pi
12m
]
ISR
ki(m)
RMS current rating of the reinjection switches
IjGRMS =
ISR
ki(m)
√
m
With reference to Figure 4.13, the maximum voltage (forward/reverse) a reinjection
switch is subjected to occurs when either the switch pair (Spj1, Snj1) or (Spjm, Snjm)
conduct. When the switch pair (Spjm, Snjm) conducts, Spj1 and Snj1 are the switches
that are worst stressed among the non-conducting. In this situation, the voltage across
Spj1 and Snj1 is
VSpj1 = VSnj1 = VM
=
NS1
NP
[VdcY (ωt)− Vdc∆(ωt)]
and
max[VSpj1 ] =
NS1
NP
· 2
√
6k−1n VSR sin
( pi
12
)
Therefore the voltage rating of the reinjection switches is
VjG = 4
√
3(5 + 3
√
3)m sin
( pi
12
)
sin
( pi
12m
)
sin
( pi
12
− pi
12m
)
k−1n VSR
Blocking capacitors
Rated voltage
VCR = (VdcY )dc + Vppr
=
3
√
6
knpi
VSR +
√
2(5 + 3
√
3)
12fC
[
cos
( pi
12m
)
− cos
( pi
12
)] ISR
ki(m)
for m - odd
=
3
√
6
knpi
VSR +
√
2(5 + 3
√
3)
12fC
[
1− cos
( pi
12
)] ISR
ki(m)
for m - even
Rated RMS current
ICR = IjpRMS
=
√
(26 + 15
√
3)
[
2m2 sin2
( pi
12m
)
− m
2
tan
( pi
12m
)] ISR
ki(m)
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4.3.8 PSCAD/EMTDC verification
The simulation is carried out under the following conditions: the nominal impedances of
the interface transformer and the reinjection transformers are 5%, the basic operating
frequency of the reinjection transformer is 300 Hz (i.e. six times the fundamental
frequency); the load branch inductance is set to 2 H and the resistance to 1 Ω. The
converter is directly connected to a balanced three-phase voltage source representing
the power system.
Figures 4.25 and 4.26 show the PSCAD simulated results when the converter is absorb-
ing 100 MW and generating 100 MVAr (corresponding to a firing delay angle of -45o).
With reference to the output current, the simulated waveform and its spectrum (Fig-
ures 4.25(e) and (f)) show a predominantly 60-pulse operation, like in the theoretical
case (Figures 4.16(e) and (f)), the THD being 3.52%, which compares well with the
theoretical value of 3.16%. Both the theoretical and simulated output current show a
small amount (around the 1%) of 11th and 13th harmonic content.
Like in the theoretical results (shown in Figure 4.18(a)) the dc voltage output spec-
trum (Figure 4.26(b)) also shows a small content of 12-pulse related harmonics and a
predominant 60-pulse operation.
Thus, the harmonic levels derived from the PSCAD verification clearly confirm that
the multi-level dc current reinjection converter requires no filtering on either side.
4.4 CONCLUSIONS
Two types of configurations, showing the effectiveness of MLCR concept, have been
presented, one with optimized harmonic suppression and the other with zero current
switching capability.
With five level reinjection waveforms supplied to each of the main bridges, these con-
figurations have shown to produce ac current and dc voltages with very low harmonic
distortion.
In each case, the reinjection currents supplied to the main bridges are synchronized
with the main bridge firing, and specially in the parallel configuration, a zero level
current is produced whenever the main bridge switches are being turned on and off.
This enables the main bridge self-commutated valves to commutate under the same
conditions as the line commutated thyristors in conventional current source converters.
Hence, the proven techniques employed by high power conventional thyristor converters
can equally be applied here, even when the converter is operating in capacitive mode.
Moreover, the ZCS conditions ensure that there is no inductive energy stored in the ac
system inductance, during the turning off process of the main bridge valves. This simpli-
fies the snubber requirements for the main bridge self-commutated switches. Therefore
snubber-less or very simple snubber circuits can be used in the main bridge design. On
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Figure 4.25 Simulated current waveforms of MLCR-CSC
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Figure 4.26 Simulated dc voltage waveform of MLCR-CSC
the other hand, this feature makes the interfacing of the converter with the ac power
system much more simple, by eliminating the need of expensive capacitors, a compul-
sory requirement for conventional self-commutated current source converters, and also
responsible for their unattractiveness in FACTS and HVDC applications.
The step by step changing of currents supplied to the main bridges causes very low
di/dt’s for main bridge switches and therefore, the use of high power GTOs and IGCTs.
The main disadvantage of the MLCR-CSC is that, its reinjection circuit is involved in
the main power flow path, which makes the current rating of the reinjection circuit very
high. On the other hand, its voltage rating is very low since only the ac components
of the dc side voltages are applied across it.
In general, the lower harmonic distortion, lower switching frequency and soft switching
conditions make the MLCR-CSC an attractive proposition for high voltage and high
power applications.
Chapter 5
MLCR-CSC WITH THYRISTOR-BASED MAIN BRIDGES
5.1 INTRODUCTION
Following some 50 years of improved reliability, the thyristor based converter has be-
come the main contender for HVDC transmission systems even today, despite its main
shortcomings, i.e. the large content of low order harmonics and the need to provide
varying reactive power. Although PWM based VSC schemes have somewhat found
their way into HVDC applications, with their better harmonic performance and flexi-
bility, still the solid state thyristor based converters are favoured in high power HVDC
transmission systems. This is mainly due to, the availability of thyristors with very high
voltage and current ratings compared to their self-commutated counterparts, and also
to the well established thyristor technology through many practical implementations.
As described in Section 1.2, the ripple reinjection principle was first introduced as
a method to reduce the harmonic content produced by these thyristor-based line-
commutated converters, and the prospective application of the concept to HVDC trans-
mission was presented in [73]. But this was not found cost competitive with the con-
ventional configuration due to the substantial reactive power compensation required
by the line-commutated conversion process.
Chapter 4 has presented a new current reinjection scheme which involves self com-
mutated switching devices, with advanced features such as zero current switching and
largely reduced harmonic content in both the ac and dc sides of the converter. These
schemes have further shown that the magnitude and duration of the reinjection current
pulses, used to minimize the harmonic content, can be adjusted to ensure that the
modified currents in the main bridge valves are forced to zero during the commuta-
tions. This possibility has the important implication that the main bridge valves do
not need to rely on the line voltage to commutate. Taking advantage of this fact, an
advanced reinjection scheme is proposed in this chapter that achieves pulse multiplica-
tion and reactive power control using conventional thyristors for the main bridges and
self-commutating switches for the reinjection circuit.
The principle is demonstrated through a configuration derived by replacing the self-
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commutated main bridge valves with thyristors in the series connected configuration
described in Section 4.3, but it is also applicable to the parallel configuration described
in Section 4.2.
The proposed scheme constitutes an important breakthrough that should further in-
crease the field of applicability of the thyristor-based HVDC transmission technology.
5.2 SERIES CONFIGURATION WITH THYRISTOR MAIN BRIDGES
5.2.1 Operating principle
Figure 5.1 shows a series-connected double-bridge current source converter (CSC) con-
figuration with thyristor main bridges and self-commutated reinjection circuit. The
interface transformer turns ratios are arranged as kn : 1 (primary to secondary) for the
Y connection and kn :
√
3 for the ∆ connection as for a conventional 12-pulse converter.
The synthesis of the multi level reinjection current waveforms to the two main bridges
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Figure 5.1 MLCR-CSC series configuration with thyristor main bridges
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Table 5.1 Reinjection switching combinations and 5-level reinjection current
ON-State Switches Winding Combinations Ijp IBY Ijn IB∆
Spj1 and Snj1 NS1 = N1 +N2 Idc 2Idc −Idc 0
Spj2 and Snj2 NS2 = N2 0.5Idc 1.5Idc −0.5Idc 0.5Idc
Spj0 and Snj0 NS0 = 0 0 Idc 0 Idc
Spj3 and Snj3 NS2 = N2 −0.5Idc 0.5Idc 0.5Idc 1.5Idc
Spj4 and Snj4 NS1 = N2 +N1 −Idc 0 Idc 2Idc
is similar to that described in Section 4.3.1, except that in this case, linear multi level
reinjection waveforms are adopted instead of ESEDS multi level reinjection waveforms.
The number of turns of the reinjection transformer windings are arranged as N1 =
N2 = 0.5NP to obtain multi level linear reinjection current waveforms. Table 5.1
shows the corresponding relationship between 5 levels of currents IBY and IB∆, the
required reinjection switches in ON-state, the winding connections of the reinjection
transformers and the currents Ijp and Ijn used to shape the dc output currents IBY
and IB∆.
Let us consider the circuit of Figure 5.1 in steady state with valve SY 1 conducting.
When the reinjection current forces the current of valve SY 1 to zero (as will be shown
in Figure 5.2(d)), none of the valves connected to the common cathode (CC) conduct
and the dc current will continue to flow via the reinjection path. However, the next step
of the reinjection current should force a change in the dc current. This is prevented by
the large dc reactor, that develops the necessary transient emf (with negative polarity
on the bridge CC bus) to ensure that the anode of SY 3 becomes positive with respect to
its cathode irrespective of the potential of the ac system voltage. Therefore, provided
that valve SY 1 has by then recovered its blocking capability, it is possible to turn on
valve SY 3 to provide a new path for the converter current. Thus the main converter can
commutate without the assistance of a turn-off pulse or a line commutating voltage,
i.e. it can be of the conventional thyristor type.
5.2.2 Output current and dc side voltage waveforms
The theoretical current waveforms for the configuration of Figure 5.1 are shown in
Figure 5.2. Following a similar procedure as in Section 4.3.3, the theoretical dc side
voltage waveforms can be found. These waveforms are plotted on Figure 5.3 normalized
to peak phase source voltage for a firing delay angle, α = −45o in the main bridge
switches.
5.2.3 PSCAD/EMTDC verification
The converter system shown in Figure 5.1 has been modelled in the PSCAD/EMTDC
package. The main parameters used in the test system, are 5% leakage reactance (based
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Figure 5.2 Current waveforms of the MLCR-CSC
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Figure 5.4 Spectrum of the dc load voltage of the MLCR-CSC
on 100 MW /100 kV) for both the main and reinjection transformers, a smoothing
inductance of 2 H and a load resistance of 1 Ω. The converter transformer is connected
to an ideal three-phase voltage source. As in the theoretical model, the reinjection
transformer turns ratios are set to ensure valve current cancellation in the commutation
regions.
Figures 5.5 and 5.6 show the results of the simulation when the converter is absorbing
100 MW and generating 100 MVAr (which corresponds to a firing angle of −45o). Like
in the theoretical case (Figure 5.2(e)), the simulated output current (Figure 5.5(e))
and its spectrum (Figure 5.5(f)) show predominantly 48-pulse operation, with a Total
Harmonic Distortion (THD) of 4.65%, as compared with the 4% of the theoretical
waveform. Similarly, Figure 5.6 illustrates the predominantly 48-pulse behaviour on
the dc side of the converter.
5.3 CONCLUSIONS
It has been shown that the use of a multi-level current reinjection scheme with turn-off
switching capability can force the valve currents of an HVDC converter to zero in the
commutation region for a sufficient time to permit the off-going thyristor to re-establish
its voltage blocking ability. Therefore, the converter valves can be made to commutate
without the assistance of the line voltage, i.e. they can be of the conventional thyristor
type. Since the reinjection switches can be turned off at will, the converter valves can be
switched on at negative firing angles. This provides the thyristor converter with reactive
power control capability. It is achieved at the expense of a small reduction in the
converter harmonic elimination capability. However, a five level reinjection scheme has
been shown to provide 48-pulse operation, which is likely to satisfy harmonic standards
without the need for passive filtering on either side of the converter. The theory has
been verified by electromagnetic transients simulation.
This configuration potentially shares the benefits and some of the problems of the
conventional line commutated current source conversion. However, the probability of
commutation failure is substantially reduced due to the cancellation of valve current in
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Figure 5.5 Simulated current waveforms of the MLCR-CSC
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Figure 5.6 Simulated dc voltage waveform of the MLCR-CSC
the commutation regions; this effect eliminates the (current-dependent) overlap and,
therefore, the time left for the valve to recover its dielectric strength is more predictable.
Following dc line faults the proposed solution provides fast and reliable control of the
dc current due to the presence of smoothing reactors.
Moreover, the zero current switching (ZCS) interval of the 5-level reinjection scheme is
7.5o or 417 µs at 50 Hz, which should be long enough to permit the outgoing thyristor
to recover its blocking capability, thus giving the thyristor bridges the opportunity to
self-commutate.
With the addition of reactive power controllability and multi level conversion, the
proposed hybrid (thyristor valves and self-commutating reinjection switches) scheme
provides a very effective solution that should encourage the continuing use of CSC
based HVDC transmission.
Chapter 6
MLCR-CSC IN HVDC SYSTEMS
6.1 INTRODUCTION
Until recently, the HVDC technology, given the large power ratings involved, was exclu-
sively based on line-commutated current source conversion. However, with the advent
of self-commutated devices, there have been numerous proposals to incorporate them
in HVDC transmission systems. These proposals are based on both self-commutated
voltage and current source conversion. But, the self-commutated current source con-
version proposals in HVDC systems have yet not been found attractive, mainly due to
its requirement of a large interface capacitor to absorb the inductive energy stored in
the ac system during the commutation process.
Under the above circumstances, the only option commercially offered for self-commutating
HVDC transmission is, the IGBT-based VSC under PWM control. This technology
named HVDC Light [74,75], was initially developed for low and medium power trans-
mission (under 300 MW). However, further developments in the IGBT and cable tech-
nologies are gradually increasing the power and voltage ratings to the point that the
continued use of the word Light is open to question.
The high switching rates needed to provide acceptable voltage and current waveforms in
PWM schemes have encouraged the development of many new converter configurations.
A variety of multi level schemes have been proposed to control the low order harmonics,
while still relying on PWM for the control of higher orders. Moreover, these multi level
schemes are disadvantaged with the requirement of large number of extra switches
and/or capacitors and also with the problem of balancing the dc capacitor voltages.
However, the advanced MLCR-CSC scheme proposed in Chapter 5, eliminates most of
the problems involved with multi level conversion and the conventional self-commutated
current source conversion. The continued use of thyristor valves in main bridges is the
main attraction of the proposed scheme.
In this chapter, the application of the MLCR-CSC proposed in Chapter 5, is presented
in terms of a HVDC back to back (BTB) link and a HVDC long distance transmission
system. The hybrid MLCR-CSC configuration based on the 12-pulse parallel CSC
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configuration is used for the BTB link. Although the parallel converter configuration
is not cost effective for long distance HVDC, where transmission efficiency requires the
use of very high voltages (which favors the series connection), it can be competitive for
back to back applications, where the magnitude of the dc voltage plays only a small
part in the overall link efficiency.
The chapter describes, the power and control structures of the two schemes and demon-
strates the dynamic performance by EMTDC simulations.
6.2 MLCR-CSC BACK TO BACK HVDC LINK
The configuration shown in Figure 6.1 is used as the basis for the back to back (BTB)
link. This is the same as the one introduced in Section 4.2 except that the main bridge
self-commutated switches of Figure 4.3 are substituted by thyristors. The switching
pattern for the valves of this configuration is the same as described in Section 4.2.1.
Each winding of the multi-tapped reactor is designed with the same number of turns
to produce the reinjection current waveforms IBY and IB∆, which force the valve
currents to zero in the commutation regions. The theoretical current and dc side
voltage waveforms for the configuration are the same as those shown in Figures 4.4 and
4.5 respectively.
6.2.1 Power and control structure
The fundamental frequency switching restriction of the main valves in multi-level con-
version does not permit fully independent amplitude and phase angle control at each
end of the link. In an MLCR current source converter, the only variable that controls
the converter operation is θ (the displacement angle between the ac source voltage and
output current).
The dynamic model of the back to back link is next developed with reference to the
simplified system of Figure 6.2, where the dual converters are connected to two ideal
ac voltage sources Vs1 and Vs2 (phase voltages) operating at 50 and 60 Hz respectively.
The ac output currents are specified by their real and imaginary components (IRe1,
IIm1) and (IRe2, IIm2) and the displacement angles between the converter terminal
voltages and currents are θ1 and θ2 respectively. The connection of the two converters
are better illustrated in Figure 6.3. The following relationships apply to the system
of Figure 6.2.
P1 = Vdc1Idc =
kv1Vs1RMS cos θ1A(θ1, θ2)
Lms+R
(6.1)
Q1 = 3Vs1RMSIs1RMS sin θ1
= 3Vs1RMSki1Idc sin θ1
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Figure 6.1 5-level current reinjection parallel hybrid CSC configuration
=
3ki1Vs1RMS sin θ1A(θ1, θ2)
Lms+R
(6.2)
P2 = Vdc2Idc =
kv2Vs2RMS cos θ2A(θ1, θ2)
Lms+R
(6.3)
Q2 = 3Vs2RMSIs2RMS sin θ2 (6.4)
= 3Vs2RMSki2Idc sin θ2
=
3ki2Vs2RMS sin θ2A(θ1, θ2)
Lms+R
ReinjectionReinjection
CSCCSC
Vdc1 Vdc2
Vs1 Vs2
(IRe1, IIm1) (IRe2, IIm2)Idc Lm R
50 Hz ac
powerpower
systemsystem
60 Hz ac
Figure 6.2 MLCR-CSC BTB link model
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Figure 6.3 Connection of dual MLCR-CSC converters in BTB link
IRe1 =
ki1 cos θ1A(θ1, θ2)
Lms+R
(6.5)
IIm1 =
ki1 sin θ1A(θ1, θ2)
Lms+R
(6.6)
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IRe2 =
ki2 cos θ2A(θ1, θ2)
Lms+R
(6.7)
IIm2 =
ki2 sin θ2A(θ1, θ2)
Lms+R
(6.8)
where
A(θ1, θ2) = |kv1Vs1RMS cos θ1 − kv2Vs2RMS cos θ2| (6.9)
P1, P2 are the real powers transferred from the 50 and 60 Hz ac systems to the converters
and Q1, Q2 the reactive powers supplied by the converters to the 50 and 60 Hz ac
systems respectively.
Based on the above equations, Figure 6.4 shows a block diagram of the MLCR-CSC
back to back link for the control of the active and reactive powers. This diagram is
modified in Figure 6.5, so that it applies more directly to the control of the active and
reactive current components.
The real and reactive powers depend on the dc current, Idc, which in turn depends on
the dc side voltages of the two converters Vdc1 and Vdc2. The dc voltage, as shown in
Figure 6.6, is a cosine function of θ, which, to obtain four quadrant operation, must
Vs1RMS
Vs1RMS
Vs2RMS
Vs2RMS
Is1RMS
Is2RMS
kv1
kv2
ki1
ki2
sin θ1
sin θ2
cos θ1
cos θ2
P1
P2
Q1
Q2
Idc
3
3
1
Lms+R
Figure 6.4 MLCR-CSC BTB link control block diagram for active and reactive power control
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Vs2RMS
Is1RMS
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kv1
kv2
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ki2
sin θ1
sin θ2
cos θ1
cos θ1
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IIm1
IIm2
Idc1
Lms+R
Figure 6.5 MLCR-CSC BTB link control block diagram for real and imaginary current control
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Figure 6.6 Operating regions of the two converters
vary in the range of −180o 6 θ 6 180o. This makes the MLCR-CSC a very non-linear
system. In practice, however, the dc voltages are kept within very narrow limits such
as shown in Figure 6.6. If the power flow is from the 50 to the 60 Hz system, the dc
voltage of the 50 Hz terminal operates in a narrow band of θ2 6 θ 6 θ1 and that of
the 60 Hz terminal in a corresponding band of θ4 6 θ 6 θ3. Controlling the converter
near the unity power factor is much more difficult as there is hardly any change in
the cosine function in this area, thus producing practically no change in the dc current
Idc. Therefore an upper limit is enforced on the operating power factors of the two
converters.
As the current components of the converter terminals are related to each other (from
(6.5) to (6.8)), the real current component of the 50 Hz side and the imaginary current
component of the 60 Hz side are used as control parameters, while the imaginary
component of the 50 Hz side and the real component of the 60 Hz side are dependent
on the operating state.
The firing angles are placed on the negative side, enabling the two converters to supply
reactive power to their respective ac systems.
The control structure of Figure 6.7 shows that the measured output currents are then
transformed into real and imaginary current components, using the monitored source
voltages as a reference. The latter are also used as a reference to synchronize the multi-
pulse ramp signals sent to the converter valve firing logic. The real power and reactive
power references P ∗ and Q∗ are divided by the source voltages to obtain the real and
imaginary current commands. Finally, using the real and imaginary current errors, the
PI controllers derive the ∆θ1, ∆θ2 signals to be added to the −15o and −165o settings
to generate the θ1 and θ2 firing instances to be sent to the CSC firing logic.
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Figure 6.7 The MLCR-CSC BTB link control structure
6.2.2 Simulated performance
The test system modelled in PSCAD/EMTDC is based on the simplified diagram of
Figure 6.3. The BTB link interconnects two ac systems operating at different frequen-
cies (50 and 60 Hz). The two ac systems are represented by a 50 kV voltage source in
series with a 40% reactance (equivalent to a short circuit ratio (SCR) of 2.5) and the
resistance of the dc interconnector is 0.1 Ω. The dc smoothing reactor is 0.1 H.
Response to active power changes
The dynamic response to step variations in the active power is demonstrated in Fig-
ures 6.8 and 6.9, which include the following information.
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Pref real power order
Qref reactive power order
P1 real power at 50 Hz system (converter 1)
P2 real power at 60 Hz system (converter 2)
Q1 reactive power at 50 Hz system (converter 1)
Q2 reactive power at 60 Hz system (converter 2)
VRMS1 terminal RMS voltage at 50 Hz system (line to line)
VRMS2 terminal RMS voltage at 60 Hz system (line to line)
θ1 converter 1 terminal voltage angle (with respect to the 50 Hz source)
θ2 converter 2 terminal voltage angle (with respect to the 60 Hz source)
α1 converter 1 delay firing angle
α2 converter 2 delay firing angle
Idc dc current
(Vdc1)avg dc average voltage at converter 1
(Vdc2)avg dc average voltage at converter 2
Initially, the link operates under a real power order of 300 MW at the sending station
and a reactive power order of -240 MVAr at the receiving station (i.e. generating 240
MVAr). After 200 ms the real power order is changed to 350 MW and at 500 ms the
power order is returned to the original setting. In each case the results (plots (a) and
(b) of Figure 6.8) show that the system reaches a new steady state condition after some
150 ms with a maximum overshoot of about 20% of the step change.
The effect of these changes on the reactive powers (plots (c) and (d) of Figure 6.8),
show a larger disturbance at the sending end (the active power controlling station).
Although the latter returns to the specified setting after 150 ms, the sending station
reactive power settles at a lower level (-155 instead of the original -190 MVAr according
to Figure 6.8(c)). This drop of reactive power causes a corresponding reduction in
the ac system voltage at the sending end of the link (from 55.75 to 54 kV or about
3% according to Figure 6.9(a)). The voltage variation will, of course, depend on the
magnitude of the active power disturbance and the converter short circuit ratio.
Response to reactive power changes
Figures 6.10 and 6.11 illustrate the response of the link to step changes in the reactive
power at the receiving station, while maintaining the active power setting constant.
Initially, the reactive power (at the receiving station) is set at -240 MVAr. After 200
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Figure 6.8 Real and reactive power response to a real power order
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Figure 6.9 Response of MLCR-CSC BTB link to a real power order
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ms, the setting is changed to -200 MVAr and at 500 ms is returned to the original value.
Again Figures 6.10(a) and (b) show that it takes approximately 150 ms for the system
to reach the new steady state condition, after a small reactive power oscillation at
both stations. In this case the sending station suffers a larger reduction in the reactive
power injection (from -190 down to -140 MVAr according to Figure 6.10(b)), thereby
causing the ac system voltage to drop (from 55.75 to 54 kV or about 3% according to
Figure 6.11(a)).
6.3 MLCR-CSC LONG DISTANCE HVDC TRANSMISSION SYSTEM
The configuration shown in Figure 5.1 is used as the basis for the long distance HVDC
transmission system.
6.3.1 Power and control structure
The power and control structure described for the MLCR-CSC HVDC BTB link in
Section 6.2.1 is equally applicable to the long distance HVDC transmission system.
6.3.2 Simulated performance under normal operation
The test system used in the EMTDC simulation consists of a two terminal long distance
HVDC link, based on the simplified diagram of Figure 6.12, with each of the ac systems
represented by a 500 kV voltage source in series with a reactance adjusted to give a
short circuit ratio (SCR) of 2.5. The dc line contains a smoothing reactance of 2 H and
a line resistance of 5 Ω.
Response to active power changes
The dynamic response to step variations in the active power is demonstrated in Fig-
ures 6.13 and 6.14 , which includes the following information.
Pref real power order
Qref reactive power order
P1 real power at 50 Hz system (converter 1)
P2 real power at 60 Hz system (converter 2)
Q1 reactive power at 50 Hz system (converter 1)
Q2 reactive power at 60 Hz system (converter 2)
VRMS1 terminal RMS voltage at the 50 Hz system (line to line)
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Figure 6.10 Real and reactive power response to a reactive power order
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Figure 6.11 Response of MLCR-CSC BTB link to a reactive power order
128 CHAPTER 6 MLCR-CSC IN HVDC SYSTEMS
IBY 1IB∆1
IBY 2 IB∆2
Idc
Idc
VdcY 1Vdc∆1
VdcY 2 Vdc∆2
Lm
R
Ijp1Ijn1
Ijp2 Ijn2
Vs1
Vs2
Vdc1
Vdc2
6-pulse bridge
Figure 6.12 Connection of dual MLCR-CSC converters in HVDC transmission system
6.3 MLCR-CSC LONG DISTANCE HVDC TRANSMISSION SYSTEM 129
VRMS2 terminal RMS voltage at the 60 Hz system (line to line)
θ1 converter 1 terminal voltage angle (with respect to the 50 Hz source)
θ2 converter 2 terminal voltage angle (with respect to the 60 Hz source)
α1 converter 1 delay firing angle
α2 converter 2 delay firing angle
Idc dc current
(Vdc1)avg dc average voltage at converter 1
(Vdc2)avg dc average voltage at converter 2
Initially, the link operates under a real power order (Pref ) of 1000 MW at the sending
station (50 Hz system side) and a reactive power order (Qref ) of -800 MVAr at the
receiving station (i.e. generating 800 MVAr). After 100 ms the real power order is
changed to 1300 MW and at 250 ms the power order is returned to the original setting.
In each case the results (plots (a) and (b) of Figure 6.13) show that the system reaches
a new steady state condition after some 50 ms with P1 showing a maximum overshoot
of about 30% of the step change and P2 showing no overshoot.
The effect of these changes on the reactive powers (plots (c) and (d)), show a larger
disturbance at the sending end (the active power controlling station). Although the
latter returns to the specified setting after 50 ms, the sending station reactive power
settles at a lower level (-500 instead of the original -685 MVAr according to plot (c)).
This drop of reactive power causes a corresponding reduction in the ac system voltage
at the sending end of the link (from 551.5 to 528.5 kV or about 4% according to
Figure 6.14(a)). The voltage variation will, of course, depend on the magnitude of the
active power disturbance and the converter short circuit ratio. In general, therefore,
the assistance of on load tap change (OLTC) may be needed to keep the voltage within
specified limits.
Response to reactive power changes
Figures 6.15 and 6.16 illustrate the response of the link to step changes in the reactive
power at the receiving station (60 Hz system side), while maintaining the active power
setting constant. Initially, the reactive power (at the receiving station) is set at -800
MVAr. After 100 ms, the setting is changed to -600 MVAr and at 250 ms is returned to
the original value. Again Figures 6.15(a) and (b) show that it takes approximately 50
ms for the system to reach the new steady state condition with a maximum overshoot
of about 25% of the step size in Q2 and no overshoot in Q1. In this case the sending
station suffers a larger reduction in the reactive power injection (from -685 down to
-450 MVAr according to plot (b)), thereby causing the ac system voltage to drop (from
551.5 to 531 kV or about 3.7% according to Figure 6.16(a)).
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Figure 6.13 Real and reactive power response to a real power order
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Figure 6.14 Response of MLCR-CSC HVDC link to a real power order
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Figure 6.15 Real and reactive power response to a reactive power order
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Figure 6.16 Response of MLCR-CSC HVDC link to a reactive power order
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Figure 6.17 illustrates the result of incorporating, on load tap changing (OLTC) control
following a change in the reactive power setting. To this effect, again the receiving
system is subjected to a reduction in the reactive power setting from the initial -800 to
-600 MVAr as before, but without returning it to its original value. Following the step
change at 100 ms, plot (f) shows that the terminal voltage at the sending end (which
controls the active power) drops down to 531 kV. However, in this case the transformer
tap setting is changed from 1 to 0.925 after 250 ms (see plot (e)). It is clear from plot
(f) that the terminal voltage is restored to its original value.
6.3.3 Simulated performance following disturbances
Response to an ac system fault
Figure 6.18 illustrates the response of the MLCR HVDC system to a three-phase to
ground short-circuit applied directly at the terminals of the receiving converter termi-
nal, while the link is initially operating as specified in Section 6.3.2. The quantities
VA1, IA1 and IA2 in Figure 6.18 are:
VA1 phase ‘A’ voltage at converter 2 ac terminals
IA1 phase ‘A’ line current of converter 1
IA2 phase ‘A’ line current of converter 2
In the simulation the fault is assumed to be detected at the instant 100 ms and cleared
(by the ac circuit breakers) after another 100 ms. The collapse of the receiving end
voltage initially causes an increase in the dc current, which soon reaches the maximum
setting and, therefore, transfers the sending end control from constant power to con-
stant current. No further corrective action is required, as the link continues to carry
practically normal current during the fault and is ready to resume normal operation
soon after the fault is cleared. Plots (d) and (e) of Figure 6.18 show that there is a
200% overshoot in the dc current and corresponding increases in the ac current for
about 20 ms. Following fault clearance, at 200 ms, the system takes approximately a
further 50 ms to regain the pre-fault operating conditions. For better visualization of
waveforms, plots (a), (d) and (e) of Figure 6.18 are expanded in Figure 6.19 for the
initial duration of 0.02 s. The output current waveforms of Figures 6.19(b) and (c) are
different from the theoretical step waveforms due to the presence of snubber circuits in
the PSCAD simulation.
Response to a dc system fault
A bipolar short circuit is placed in the mid-point of the dc line when the system is
operating with a real power order of 1000 MW, controlled by the sending station and
a reactive power order of -800 MVAr at the receiving station.
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Figure 6.17 The effect of OLTC on terminal voltage
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Figure 6.18 Response of MLCR-CSC HVDC system to an ac fault
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The fault initially increases the dc current to try and maintain the specified power
flow. However, in the process, the maximum current limit is reached and the converter
operates on constant current control. Similarly the inverter end current reduces and is
kept at its minimum current setting. Therefore a small current (the difference between
the rectifier and inverter current settings) will continue to flow at the fault point. Under
those conditions the dc fault is not self-clearing.
Instead, upon detection of the fault assumed to occur at the 100 ms point, the sending
end converter is temporarily ordered to go into inversion. This action clears the energy
stored in the dc system faster and, thus, after a time allowed for the arc deionization
(arbitrarily set at 50 ms in the simulation), normal control operation resumes. The
results of the simulation, shown in Figure 6.20, indicate that normal operating condi-
tions are re-established after 100 ms from the instant of fault detection. The quantities
IA1 and IA2 in Figure 6.20 are:
IA1 phase ‘A’ line current of converter 1
IA2 phase ‘A’ line current of converter 2
6.4 SUMMARY OF THE SIMULATION STUDIES
6.4.1 MLCR-CSC back to back HVDC link
The parallel MLCR-CSC with thyristor main bridges and self-commutated reinjection
circuitry for a back to back (BTB) HVDC link has been investigated by EMTDC
simulations. A BTB link connecting two asynchronous ac systems (50 and 60 Hz) has
been modelled on PSCAD/EMTDC for this purpose, and the main conclusions reached
from the simulation studies are:
1. The zero current switching instances enable the main bridges to be designed with
thyristors, yet keeping the self-commutating capability of the converter system
intact. The ZCS condition also reduces the main bridge switching losses and
the snubber requirement. It further simplifies the interfacing with the ac sys-
tem by eliminating the requirement of large capacitors at converter ac terminals,
which was the main draw back that forced the self-commutated CSC not being
considered for HVDC applications.
2. In all cases the proposed control strategy has been shown to provide fast and
satisfactory dynamic responses. Following step changes in active and reactive
power within the operating region, the system has shown to complete the dynamic
process in 150 ms before reaching the new steady state operating point.
3. Under receiving end reactive power control, the ac system at the sending end
station is kept within about 3% for step changes of 25% in the reactive power
order at the receiving station.
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4. The scheme is somewhat restricted by the fundamental switching of the main
bridges; thus the reactive power injection or absorption of one side can not be
controlled independently at the other side. This is in contrast to PWM-VSC
transmission, where the reactive power can be controlled with complete indepen-
dence at each end of the link. However, the system is capable of transferring
active power bidirectionally between two asynchronous systems while injecting or
absorbing reactive power at both ends.
6.4.2 MLCR-CSC long distance HVDC transmission system
The series MLCR-CSC with thyristor main bridges and self-commutated reinjection cir-
cuitry for a long distance HVDC transmission system has been investigated by EMTDC
simulations. An HVDC transmission system connecting two ac systems has been mod-
elled on PSCAD/EMTDC for this purpose, and the main conclusions reached from the
simulation studies are:
1. The zero current switching instances permitted the continued use of thyristor
main bridges while the reinjection circuitry is of self-commutated switches, yet
not losing the ability of the converter system to operate in all four quadrants.
2. The HVDC scheme with the proposed control strategy has been shown to offer fast
response to step changes in active and reactive power. Following those changes,
the system has shown to complete the dynamic process in 50 ms before reaching
the new steady state operating point.
3. In common with other multi-level configurations, this scheme does not permit
completely independent control of the reactive power at both ends of the link
and, therefore, a large change of reactive power at one end of the link can cause
unacceptable voltage variations at the other end. However, the use of on load
tap change control has been shown to bring the voltage back within the specified
range.
4. The responses of the proposed HVDC scheme following disturbances in ac and
dc system sides are much like those of the conventional HVDC, thus providing
faster recoveries than those expected from ac transmission systems.
Chapter 7
GENERAL CONCLUSIONS AND FURTHER WORK
7.1 GENERAL CONCLUSIONS
Based on the multi level voltage and current reinjection concept, several configurations
for voltage and current source conversion have been presented and analyzed in great
detail. These converters combine the reinjection, soft switching and multi level conver-
sion concepts, thus permitting high efficiency, reliable and low loss operation especially
in high voltage and high power applications. The preceding chapters include converter
configurations, firing strategies, steady state waveform analysis and dynamic simula-
tions on particular applications. This section summarizes the general conclusions of
the previously discussed subjects in this thesis.
7.1.1 Multi level reinjection waveforms
The ideal reinjection waveform required for perfect harmonic cancellation, can not
be derived from a practical dc source. Two approximations have been proposed, i.e.
ESEDS and linear reinjection. These are periodically varying waveforms that share the
characteristic of limited rising and falling derivatives. The spectrum analysis of the ac
output waveforms with ESEDS and linear reinjection, contains a small percentage of
12-pulse related harmonics.
For a practical implementation, the ESEDS and linear reinjection waveforms are further
approximated by the steps created by a multi level reinjection configuration. Multi
level ESEDS reinjection produces ac output waveforms with less THD, to that of linear
reinjection for the same level number. Therefore, for the same ac output waveform
quality, linear reinjection requires a higher level number than that of ESEDS reinjection.
The soft switching condition of the multi level linear reinjection is accomplished at the
expense of this slightly increased level number.
Two methods are employed to generate the multi level reinjection waveforms supplied
to the individual 6-pulse bridges.
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1. Distribution of the dc source (voltage or current) appropriately into two bridges
using a periodically controlled voltage or current divider.
2. Addition or subtraction of an ac component to or from the dc source. This ac
component is generated by an auxiliary reinjection circuit powered by the same
dc source in order to match it with the operating condition. In case of the MLVR-
VSC, this ac component requires isolation from the dc source when combined,
and thus linked through a reinjection transformer.
MLCR-CSC parallel configuration adopts the former method while series configuration
adopts the latter. Both parallel and series configurations of MLVR-VSC adopt the
latter method.
7.1.2 Multi level voltage reinjection VSC
Multi level voltage reinjection VSC configurations are based on the standard parallel
and series connected 12-pulse VSC using self-commutated reinjection bridges.
The main advantage of MLVR-VSC is its ability to control active and reactive power in
four quadrants without capacitor balancing problems. The relatively high power losses
caused by the reinjection transformers is the main shortcoming.
The theoretical analysis and EMTDC simulation have shown that the MLVR-VSC
ac system side voltage and current waveforms contain a small percentage of 12-pulse
related harmonics.
Fundamental switching of the main bridges prevents independent amplitude control of
the phase voltages in MLVR-VSC. This has the implication that MLVR-VSC would be
sensitive to ac system voltage asymmetries.
7.1.3 Multi level current reinjection CSC
The main attraction of the multi level current reinjection CSC is that it overcomes
the difficulty of interfacing with the ac power system, a problem associated with con-
ventional self-commutated current source conversion, thus making itself suitable for
application to FACTS and HVDC.
Theoretical analysis and EMTDC simulations have shown that MLCR-CSC produces
high quality ac output current and dc voltage waveforms with very low content of
12-pulse related harmonics.
The use of soft switching and fundamental switching for the main bridge switches
considerably reduces the switching losses. The power losses caused by the reinjection
circuit is also very low due to its low voltage rating. All these make the MLCR-CSC
operation very efficient.
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The direct current and power angle control make the MLCR-CSC insensitive to asym-
metries in ac system voltages and thus produce balanced ac currents even under serious
asymmetries in ac system voltages. Furthermore these direct controls provide MLCR-
CSC with the ability to control the dc current in full range from zero to rated value
and the dc voltage bidirectionally through zero to rated values.
As with all self-commutated converters, the MLCR-CSC acting as a stand alone con-
verter is also capable of controlling active and reactive power in all four quadrants.
However, independent four quadrant operation at each end of the MLCR-CSC HVDC
systems needs further investigation.
The interesting fact with the zero current switching in MLCR-CSC is the ability of
the main bridge valves to commutate without the assistance of a turn-off pulse or a
line commutating voltage, thus allowing the main bridges to be designed with conven-
tional thyristors, while the reinjection circuit is self-commutating. The soft-switching
condition achieved by forced blocking enables the main bridge switches to commutate
without (current dependent) overlap and therefore commutation failure with thyris-
tor main bridge operation is highly unlikely to happen. This possibility allows the
MLCR-CSC to adopt well proven technologies used in series connection of thyristors
in conventional line-commutated converters. Therefore, synchronous control of these
series connected switches is possible without any dynamic voltage sharing problems.
7.2 FURTHER WORK
The following subjects have been identified as future prospects for investigation into
specific applications of MLVR-VSC and MLCR-CSC.
7.2.1 MLVR-VSC long distance HVDC transmission
A back to back HVDC link consisting of MLVR-VSC has already been proposed [76].
This scheme shares the same dc side capacitance for both voltage source converters.
This is possible as in the case of a back to back link both converters are housed at the
same location. But in the case of long distance HVDC transmission, sharing of the dc
capacitance is not a practical proposition as the two converter stations are far apart,
typically a few hundreds of kilometres. Therefore dc capacitances have to be installed
at each end of the link. This creates a whole new scenario, which is different to the
MLVR-VSC back to back link. The modelling, power relationships, closed loop control
of the HVDC system are the main research subjects.
7.2.2 Multi terminal HVDC transmission
Almost all the existing HVDC transmission systems are two terminal or in other words
have two ac/dc converter stations. The MLCR-CSC based HVDC systems discussed
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in this thesis are also based on two terminal HVDC transmission. If the HVDC system
has more than two ac/dc converter stations, those are termed as multi terminal HVDC
transmission (MTDC) systems. There are three MTDC systems in operation currently
[77–79], all of which are based on conventional line-commutated thyristor converters.
Though there have been many MTDC proposals which are based on VSCs, none of them
are currently in practical operation. It would be interesting to investigate the operation
of MLVR-VSC in a multi terminal HVDC system. There are certain advantages of VSC
over CSC in a multi terminal environment, such as fixed dc bus voltage polarity; in
CSC power reversal is always associated with changing the polarity of the dc voltage.
So far the CSC based MTDC system investigations have been restricted to the line-
commutated converters. With the ZCS condition of MLCR-CSC, MTDC systems with
self-commutated CSC would be a promising research subject.
Another possibility would be to investigate MTDC systems with both MLVR-VSC and
MLCR-CSC, or in other words hybrid MTDC systems. This type of schemes combine
the best features from MLVR-VSC and MLCR-CSC.
7.2.3 Independent reactive power control of MLCR-CSC HVDC systems
Due to the fundamental switching of the main bridge switches in the MLCR-CSC,
the HVDC systems proposed in this thesis suffered from inability to control reactive
powers at each end of the link independently. A fully flexible link must be able to
supply continuously adjustable reactive power at each end of the link. In such a link,
adjusting reactive power in order to maintain the ac bus voltage of one end will not
effect the reactive power and thus the ac bus voltage at the other end.
The main difficulty associated with the fundamental switching in MLCR-CSC is to
obtain independent amplitude control of the output currents, because the fundamental
components of the output currents at each end of the MLCR-CSC HVDC system
are related to the dc current. In CSC operation, the dc current is chopped by the
switching actions of valves in order to produce ac output current waveforms. The
switching pattern of CSC ensures the dc current is always chopped to the three phases
of the ac side with a conversion factor governed by the converter configuration. If
this chopping action can be stopped for certain durations within the cycle, without
affecting the continuous flow of the dc current, the fundamental component of the ac
output current waveform can be changed independent of the dc current. This can be
done by turning on the switches in the same leg of the 6-pulse converter to provide
continuity for the dc current flow without contributing to the ac system. This by-pass
state in the main bridge switching has to be properly coordinated with the operating
condition. The main feature of the MLCR-CSC, the ZCS condition has to be retained
and will be a challenging task in future research in this subject.
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7.2.4 MLCR-CSC in superconducting magnetic energy storage systems
Due to the capability of controlling active and reactive power independently and simul-
taneously, superconducting magnetic energy storage (SMES) systems are considered to
be effective compared with other energy storage options especially when applied to
weak ac systems, in order to stabilize voltage and frequency. Both self-commutated
current and voltage source converters have been considered for SMES systems, which
allow bidirectional flowing of real and reactive power between the super conducting
coil and the power network. As the SMES system is inherently current related, CSC is
favoured over VSC, because VSC needs an additional dc/dc chopper circuit connected
to its dc side to convert the voltage system into a current system.
It would be interesting to investigate the applicability of MLCR-CSC as a SMES sys-
tem. However, the fundamental switching of the MLCR-CSC restricts reactive power
operation of the SMES system. This is due to the fact that in MLCR-CSC, reactive
power is dependent on the real power transfer between the SMES and the ac system,
and also on the dc current. But independent amplitude control of output currents in
MLCR-CSC, as discussed in Section 7.2.3 will solve this problem.
Appendix A
MULTI LEVEL LINEAR REINJECTION WAVEFORMS
The linear reinjection waveforms (IBY (ωt) and IB∆(ωt)) described in Section 2.3.2,
are approximated by stepped waveforms with following time domain components in a
complete cycle.
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where IL =
Idc
(m− 1) and βi =
(2i− 1)pi
12(m− 1) i = 1, 2, · · · , (m− 1)
When these currents are supplied to the individual bridges of the 12-pulse CSC, the
currents in the bridge side windings of the interface transformer have the following time
domain components.
Current through phase ‘a’ of the Y connected secondary (bridge side):
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Current through corresponding phase of the ∆ connected secondary (bridge side):
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Appendix B
MULTI LEVEL ESEDS REINJECTION WAVEFORMS
The ESEDS reinjection waveforms (IBY (ωt) and IB∆(ωt)) described in Section 2.3.2,
are approximated by stepped waveforms with following time domain components in a
complete cycle.
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H′Si 5pi6 + βi < ωt < 5pi6 + βi+1
HSi pi + βi < ωt < pi + βi+1
H′Si 7pi6 + βi < ωt < 7pi6 + βi+1
HSi
4pi
3 + βi < ωt <
4pi
3 + βi+1
H′Si 3pi2 + βi < ωt < 3pi2 + βi+1
HSi
5pi
3 + βi < ωt <
5pi
3 + βi+1
H′Si 11pi6 + βi < ωt < 11pi6 + βi+1
(B.2)
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where
HSi =
[
1 +
√
2(5 + 3
√
3)m sin
( pi
12m
)
sin
(
(2i− 1)
12m
− pi
12
)]
Idc
i = 1, 2, · · · ,m
(B.3)
H ′Si =
[
1−
√
2(5 + 3
√
3)m sin
( pi
12m
)
sin
(
(2i− 1)
12m
− pi
12
)]
Idc
i = 1, 2, · · · ,m
(B.4)
βi = (i− 1)pi/6m i = 1, 2, · · · ,m (B.5)
When these currents are supplied to the individual bridges of the 12-pulse CSC, the
currents in the bridge side windings of the interface transformer have the following time
domain components.
Current through phase ‘a’ of the Y connected secondary (bridge side):
IaY (ωt) =


0 βi < ωt < βi+1
HSi
pi
6 + βi < ωt <
pi
6 + βi+1
H ′Si
pi
3 + βi < ωt <
pi
3 + βi+1
HSi
pi
2 + βi < ωt <
pi
2 + βi+1
H ′Si
2pi
3 + βi < ωt <
2pi
3 + βi+1
0 5pi6 < ωt <
7pi
6 + βi+1
−HSi 7pi6 + βi < ωt < 7pi6 + βi+1
−H ′Si 4pi3 + βi < ωt < 4pi3 + βi+1
−HSi 3pi2 + βi < ωt < 3pi2 + βi+1
−H ′Si 5pi3 + βi < ωt < 5pi3 + βi+1
0 11pi6 + βi < ωt <
11pi
6 + βi+1
(B.6)
Current through corresponding phase of the ∆ connected secondary (bridge side):
Ica∆(ωt) =


HSi/3 βi < ωt < βi+1
H ′Si/3
pi
6 + βi < ωt <
pi
6 + βi+1
2HSi/3
pi
3 + βi < ωt <
pi
3 + βi+1
2H ′Si/3
pi
2 + βi < ωt <
pi
2 + βi+1
HSi/3
2pi
3 + βi < ωt <
2pi
3 + βi+1
H ′Si/3
5pi
6 + βi < ωt <
5pi
6 + βi+1
−HSi/3 pi + βi < ωt < pi + βi+1
−H ′Si/3 7pi6 + βi < ωt < 7pi6 + βi+1
−2HSi/3 4pi3 + βi < ωt < 4pi3 + βi+1
−2H ′Si/3 3pi2 + βi < ωt < 3pi2 + βi+1
−HSi/3 5pi3 + βi < ωt < 5pi3 + βi+1
−3H ′Si/3 11pi6 + βi < ωt < 11pi6 + βi+1
(B.7)
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